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Over the next decade, multi-antenna radios, including phased array and multiple-input-
multiple-output (MIMO) radios, are expected to play an essential role in the next-generation
of wireless networks. Phased arrays can reject spatial interferences and provide coherent
beamforming gain, and MIMO technology promises to significantly enhance the system per-
formance in the coverage, capacity, and user data rate through the beamforming or di-
versity/capacity gain which can substantially increase the range in wireless links, that are
challenged from the transmitter (TX) power handling, receiver (RX) noise perspectives and
a multi-path environment. Furthermore, the multi-user MIMO (MU-MIMO) can simultane-
ously serve multiple users which is vital for femtocell base stations and access points (AP).
Full-duplex (FD) wireless, namely simultaneous transmission and reception at the same
frequency, is an emerging technology that has gained attention due to its potential to double
the data throughput, as well as provide other benefits in the higher layers such as better
spectral efficiency, reducing network and feedback signaling delays, and resolving hidden-
node problems to avoid collisions. However, several challenges remain in the quest for the
high-performance integrated FD radios. Transmitter power handling remains an open prob-
lem, particularly in FD radios that integrate a shared antenna interface. Secondly, FD
operation must be achieved across antenna VSWR variations and a changing EM environ-
ment. Finally, FD must be extended to multi-antenna radios, including phased array and
multi-input multi-output (MIMO) radios, as over the next decade, they are expected to play
an essential role in the next generation of wireless networks. Multi-antenna FD operation,
however, is challenged not only by the self-interference (SI) from each TX to its own RX but
also cross-talk SI (CT-SI) between antennas. In this dissertation, first, a full-duplex phased
array circulator-RX (circ.-RX) is proposed that achieves self-interference cancellation (SIC)
through repurposing beamforming degrees of freedom (DoF) on TX and RX. Then, an FD
MIMO circ.-RX is proposed that achieves SI and CT-SI cancellation (CT-SIC) through pas-
sive RF and shared-delay baseband (BB) canceller that addresses challenges associated with
FD MIMO operation.
Wireless radios at millimeter-wave (mm-wave) frequencies enable the high-speed link for
portable devices due to the wide-band spectrum available. Large-scale arrays are required
to compensate for high path loss to form an mm-wave link. Mm-wave MIMO systems with
digitization enable virtual arrays for radar, digital beamforming (DBF) for high mobility
scenarios and spatial multiplexing. To preserve MIMO information, the received signal from
each element in MIMO RX should be transported to ADC/DSP IC for DBF, and vice versa
on the TX side. A large-scale array can be formed by tiling multiple mm-wave IC front-ends,
and thus, a single-wire interface is desired between DSP IC and mm-wave ICs to reduce board
routing complexity. Per-element digitization poses the challenge of handling high data-rate
I/O in large-scale tiled MIMO mm-wave arrays. SERializer – DESerializer (SERDES) is
traditionally being used as a high-speed link in computing systems and networks. However,
SERDES results in a large area and power consumption. In this dissertation, a 60 GHz 4-
element MIMO TX with a single-wire interface is presented that de-multiplexes the baseband
signal of all elements and LO reference that are frequency-domain multiplexed on a single-
wire coax cable.
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Chapter 1
Introduction
By 2020, according to CISCO, more people (5.4 B) will have mobile phones than have elec-
tricity (5.3 B), running water (3.5 B) and cars (2.8 B). While 75% of the mobile data is
bandwidth-hungry video, users expect a higher data rate and more reliable wireless com-
munication [1]. The use of a large number of antennas in base station (BS), access point
and user equipment (UE), called phased array or MIMO is a key technology promised to
increase the capacity of network and beyond [1, 3, 13–16]. Wireless network speed has im-
proved over the years starting from single-input single-output (SISO) systems, single-user-
and multi-user-MIMO networks. MU-MIMO systems already provide a significant advantage
over earlier systems, and massive MIMO (mMIMO) aims to further enhance data throughput
to >10 Gbps (Fig.1.1).
Figure 1.1: Evolving speed of wireless networks [1].
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Mm-wave communication is considered in fifth-generation (5G) of the wireless system as
it promises tremendous available bandwidth for high data rate communication. However, it
is important to understand the channel dynamics with respect to time and space to form
a robust communication system as mm-wave signals are highly susceptible to blocking, and
they have communication limits. High-gain directional antennas can be used at both the
transmitting and receiving ends, resulting in a significantly enhanced signal-to-noise ratio
(SNR), and improved data security for long-range mm-wave point-to-point (P2P) commu-
nications with a line of sight link [2]. However, directional antennas with narrow beam are
not viable for multi-user communication as they only provide very limited spatial coverage.
Phased array transceivers are promising a robust reliable wireless link at mm-wave. However,
user mobility and environmental variations are essential factors that need to be considered.
Although many works deploy analog beamforming, DBF is desired for user discovery and
tracking which poses significant input/output (I/O) challenge.
Multi-antenna radios are emerging in BS, AP as well as space-constraint femtocells
and UE (Fig.1.2), and thus designing a compact power-efficient multi-antenna radio is a
high-impact interesting research topic. This dissertation proposes high-performance multi-
antenna wireless by adding FD feature to phased array/MIMO technologies and introducing
an mm-wave TX array with a single-wire interface that addresses I/O challenge for DBF.
Figure 1.2: (a) Beamforming antenna array scenario at BS and UE [2] and (b) the antenna
array configuration for 5G cellular mobile [3].
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1.1 Full-Duplex Multi-Antenna Wireless
1.1.1 Full-Duplex Wireless
Current Wireless systems rely on duplexing to avoid SI. Bluetooth and WiFi are examples
of transceivers that use time-division duplexing (TDD) by sending and receiving at non-
overlapping time slots (Fig.1.3(a)). Majority of today cellular bands use frequency-division
duplexing (FDD) to separate the transmission and reception in the frequency domain [17]
(Fig.1.3(b)). Full-duplex wireless, namely simultaneous transmission and reception at the
same frequency, is an emerging technology that has gained attention due to its potential to
double data throughput [18, 19], as well as provide other benefits in the higher layers such
as better spectral efficiency, reducing network and feedback signaling delays, and resolving
hidden-node problems to avoid collisions [19–22]. However, several challenges remain in the
quest for high-performance integrated FD radios. TX power handling remains an open prob-
lem, particularly in FD radios that integrate a shared antenna interface. Recent integrated
shared antenna interfaces that exhibit high power handling exploit SOI CMOS technologies
and occupy substantial area [23]. Secondly, FD operation must be achieved across antenna
VSWR variations and a changing EM environment. Finally, FD must be extended to multi-
antenna radios, including phased array and MIMO radios, as over the next decade, they are
expected to play an essential role in the next generation of wireless networks.
Figure 1.3: Different multiplexing access methods: (a) time-division (b) frequency-division
(c) full-duplex [4].
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The main challenge that single-input-single-output (SISO) FD radios face is the tremen-
dous amount of SI from the TX to its own RX. The SI can be mitigated through the
magnetic-free integrated circulators at RF [11, 12, 23–25] and mm-wave frequencies [26, 27]
as the shared antenna interface, reciprocal electrical-balance duplexers [28–31], polarization-
based antenna interfaces [32, 33], active antenna duplexers [34], and analog RF/baseband
cancellers [35–41]. Finally, to form an FD link, digital cancellers are also required in addi-
tion to analog ones to meet stringent SIC requirements [20,35,42,43].
1.1.2 Why Multi-Antenna Full-Duplex?
Integrating FD operation with multi-antenna technologies is an important research challenge.
Fig. 1.4 depicts the concept of FD multi-antenna radios where FD wireless is a key to
spectrum efficient wireless communication and Phased Array/MIMO wireless is vital to form
a high data rate link using beamforming and diversity/capacity gain. Combination of these
two technologies can result in higher data rate and spectrum efficiency, while substantially
enhancing the link range.
1.1.3 Challenges
1.1.3.1 Power Handling
Integrating FD operation is challenged not only by the SI from each TX to its own RX, but
also CT-SI between antennas (Fig. 1.5). In an N-element FD phased array transceiver, in
the worst case in each RX channel, the SI and CTSI can add up constructively to increase
by an amount equal to the TX array gain (N2), and then add up constructively after RX
beamforming to increase by an amount equal to the RX array gain (N2), resulting in a
total increase of N4 relative to a single-element transceiver. Similarly, in an N -element FD
MIMO transceiver, assuming orthogonal coding, the total SI and CT-SI power can beN times
larger than the single-element case (assuming similar power level for the SI and CT-SI across
all elements). This can substantially limit the FD phased array/MIMO transceiver power
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Figure 1.4: Integrating FD operation with MIMO technology can result in higher data rate
and spectrum efficiency for the next generation of wireless communication.
handling compared to the single-element case and alleviate benefits gained from deploying a
multi-antenna system.
Figure 1.5: SI and CT-SI in full duplex (a) single-antenna (b) and multi-antenna wireless.
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1.1.3.2 Canceller Complexity
In an FD MIMO transceiver, CT-SI between each TX-RX pair needs to be suppressed.
As depicted in Fig.1.6, a cancellation path, Hij, is required from each TX to all other RXs.
Therefore, an N -element FD MIMO transceiver requires N2 cancellation paths, which means
the complexity of canceller in terms of associated area, power dissipation and noise penalties
grow as O(N2). This is both area- and power-hungry, and not feasible for radios with a
large number of elements. Furthermore, the noise from SI and CT-SI cancellation paths can
accumulate and further degrades the radio sensitivity level.
Figure 1.6: In an N -element FD MIMO radio, a cancellation path for each TX-RX pair is
required, and so the canceller complexity grows as O(N2).
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1.1.4 Prior Works
To our best of knowledge, there is no prior integrated FD phased array/MIMO transceiver.
However, there have been a few works on the system level using off-the-shelf discrete com-
ponents shown in Fig. 1.7. In [44], correlation between SI and CT-SI is exploited to share
cancellation delay taps between SI and CT-SI cancellation paths (Fig. 1.7(a)). This is based
on a simple idea that cross-talk signal experiences slightly higher delay compared to the SI.
This enables FD MIMO canceller complexity to increase linearly with the number of ele-
ments. However, this radio uses bulky delay lines and there is no phase control on the delay
taps. SoftNull [45] is another technique that divides number of available antennas between
TX and RX and sacrifices MIMO degree of freedom (DoF) on TX side DBF to achieve SIC
(1.7b). However, this work does not employ a shared antenna interface for TX/RX which
relaxes the SI and CT-SI levels that must be cancelled and does not feature analog TX
or RX cancellers, with SI and CT-SI cancellation only achieved through DBF. In [46], an
FD 2-element MIMO radio is presented for LTE applications using 4 multi-tap cancellers to
suppress the SI and CT-SI in the RF domain 1.7c). However, this radio does not address the
N2 challenge, requires bulky delay cells, and also does not use a shared antenna interface
between TX and RX.
1.2 A 60 GHz 4-Element MIMO TX With A Single-
Wire Interface
1.2.1 Motivation
Wireless radios at mm-wave frequencies enable the high-speed link for portable devices due
to the wide-band spectrum available. However, the high path loss is the main challenge
that hinders forming an mm-wave link. Large-scale mm-wave phased arrays with hundreds
of elements have been demonstrated with analog beamforming [47, 48] resulting in one IF
signal, but MIMO array enables
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Figure 1.7: Prior system level FD MIMO transceivers using discrete components: (a) FD
3×3 MIMO with shared delay structure to reduce the canceller complexity (b) FD MIMO
using DBF only on the TX side, and (c) FD 2-element MIMO radio for LTE applications
using 4 RF bulky multi-tap cancellers to suppress the SI and CT-SI.
• Multiple user or data stream using spatial multiplexing [49];
• Enhanced radar resolution through the virtual array concept [50];
• DBF for user discovery and tracking in highly mobile scenarios.
However, DBF needs per-element digitization which results in a significant I/O challenge at
mm-wave with large signal bandwidth.
Large-scale mm-wave arrays can be formed by tiling integrated phased array ICs with
single or multi-beam I/O. Since practical implementation challenges lead to separate ICs
as mm-wave RF radio part and ADC/DSP, a single coaxial interface for scalable phased
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arrays/MIMO mm-wave unit is desired. To preserve MIMO information, the received signal
from each element in a MIMO RX/TX should be transported to ADC/DSP IC for DBF
and vice versa, and thus, signals from each element should co-exist on a single-wire interface
through serializing the data or multiplexing in time, frequency or code-domain.
SERDES are traditionally being used in computing systems and networks to serialize
multiple streams of data on a single connection. However, these circuits along with required
clock data recovery are power- and area-hungry. In addition to data, the clock signal is also
required to be routed to mm-wave RF front-end ICs, as the mixers in all the elements in a
MIMO radio need to be synchronized.
1.2.2 Prior Works
In [5], a 16-element TX/RX 60 GHz transceiver that achieves high throughput and enables
simple integration into laptops and other consumer electronic devices. The transceiver is a
dual-chip split-IF architecture and uses a single coaxial cable interface (Fig. 1.8). A fixed-IF
architecture is employed, and the 8.64 GHz IF signal is passed over the coaxial cable along
with a 270 MHz reference signal for a front-end phase-locked loop (PLL), a 2.64 GHz control
signal and DC power. Although this work simplifies the interface for phased arrays, due to
analog beamforming prior to the digitization its impossible to have multi-beam and spatial
information is lost.
A 28 GHz 4-element MIMO RX in 65 nm CMOS with a single-wire interface that multi-
plexes the BB signals of all elements and the LO reference through code-domain multiplexing
is demonstrated in [6]. Walsh-function is used which spread each element received IF signal
with low cross-code leakage. The approach is validated through DBF after de-multiplexing
of the BB signals from the single-wire. However, the high spreading ratio of 16 used in this
work results in high occupation of the spectrum and requires power-consuming digitization,
and thus this solution is not suitable for transceivers with multi-GHz of IF data bandwidth.
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Figure 1.8: Prior transceivers with single-wire interface: (a)A 60GHz TX/RX with single
coaxial interface for low-cost integration in PC platform [5] (b)A 4-element 28 GHz mm-wave
MIMO array with single-wire interface using code-domain multiplexing [6].
1.2.3 Single-Wire Interface Using Frequency-Division Multiplex-
ing
In this dissertation, a 4-element MIMO TX mm-wave IC with a single-wire interface is
proposed which receives the IF signals that are frequency-division multiplexed on harmonics
of each other shown in Fig. 1.9 along with 30 GHz reference. A harmonic rejection mixer is
deployed to downconvert and separate each element IF signal from the single-wire interface
to zero-IF frequencies and finally upconvert to 60 GHz and amplify on each element. The
60 GHz WiGig is a potential application in which each channel bandwidth is around 2 GHz
which makes code-domain multiplexing similar to [6], not a viable solution as that results in
32 GHz spreaded data bandwidth which requires high-speed power-hungry ADC and digital
processing.
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Figure 1.9: Single-Wire interface between DSP unit and mm-wave unit using frequency-
division multiplexing
1.3 Organization
This thesis is organized as follows. To demonstrate high-performance multi-antenna radios,
first, FD phased-array is discussed. Then, FD MIMO is presented and finally, an mm-wave
MIMO TX with a single-wire interface is discussed and the dissertation is concluded.
Chapter.2 presents how phased array beamforming can be combined with FD operation
to achieve wideband SI suppression with minimal link budget penalty in terms of TX and
RX array gains. The detailed analysis of system-level requirements for FD phased-array
wireless links and circuit implementation is presented. Furthermore, an optimization problem
to jointly maximize the TX and RX beamforming gains subject to the constraint on the
amount of achieved wideband RF SIC is formulated. A 65 nm CMOS scalable 4-element FD
phased array circ.-RX which utilizes the multiple phases naturally available in the N-path-
filter circulators to perform beamforming and SI cancellation is implemented. An 8-element
FD phased-array based on the described ICs achieves (i) 50 dB overall RF array SIC over
16.25 MHz, WiFi-like, bandwidth with less than 3.5/3 dB penalty in TX/RX array gains,
and (ii) 100 dB overall array SIC including digital SIC, supporting +16.5 dBm TX array
power handling.
Chapter.3 presents an integrated FD 2-element MIMO circ.-RX array exploiting MIMO
RF and BB SIC which address the complexity associated with FD MIMO operation by
sharing delay cells and enhance power handling using bootstrapping technique. In this
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chapter, first, challenges and proposed solutions associated with implementing FD MIMO
radios are illuminated. Then, implementation details are described and finally measurement
results are discussed. The 65 nm CMOS prototype exhibits (i) up to 35/45 dB average SIC
across 40/20 MHz BW, (ii) more than 42/53 dB average CT-SIC across 40/20 MHz BW with
<2.1 dB degradation in RX NF, and (iii) overall TX power handling of +14 dBm enabled
by clock bootstrapping.
Chapter.4 presents a 60 GHz 4-element MIMO TX with a single-wire interface that
receives the BB signals multiplexed on a single-wire and LO reference through frequency-
division multiplexing. A two-stage 16-phase harmonic rejection mixer is deployed to down-
convert IF signals of each element to zero-IF frequencies. Then, a fifth-order low-pass filter
is used to reject the higher harmonics and clean the spectrum mask. Finally, each IF signal
is upconverted to 60 GHz using a Gilbert-cell based mixer and amplified using a two-stage
stacked PA structure. The proposed structure is designed and taped-out in 45 nm RFSOI
CMOS. Measurement results demonstrate (i) >20 dB gain in each channel with (ii) >30 dB
inter-channel isolation, (iii) >8.8 dBm output -1 dB compression point and >9.1 dBm output
saturation power.
Chapter.5, finally, concludes the dissertation with a summary of the key technical con-
tribution and suggestion for future research directions.
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Chapter 2
Full-Duplex Phased Array Wireless
The phased array can reject spatial interference and provide coherent beamforming gain
which can substantially increase the range in silicon-based radios that are limited in TX
power handling and RX noise perspective. Furthermore, FD wireless can potentially double
the data throughput by simultaneously transmitting and receiving at the same frequency,
and can provide benefits on higher layers such as better spectral efficiency, reducing network,
feedback signaling delays, and resolving hidden-node problems to avoid the collision.
In this chapter, we present how phased array beamforming can be combined with FD
operation to achieve wideband SI suppression with minimal link budget penalty in terms of
TX and RX array gains [51]. FD phased array operation is extremely challenging as not
only the SI from each TX to its own RX needs to be cancelled, but also CT-SI between each
TX-RX pair need to suppressed, as shown in Fig. 2.1. Beamforming DoF are re-purposed
to achieve SIC without any explicit cancellation circuitry. We present a detailed analysis of
system-level requirements for the FD phased array wireless links and circuit implementation.
We then formulate an optimization problem with an objective to jointly maximize the TX and
RX beamforming gains subject to the constraint on the amount of achieved RF SIC across
wideband. A 65 nm CMOS scalable 4-element FD phased array circ.-RX is proposed which
utilizes the multiple phases naturally available in the N-path-filter circulators to perform
beamforming and SI cancellation. Finally, the concept is validated through measurements
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Figure 2.1: FD N-path-filter-based circulator-receiver conceptual architecture and block di-
agram.
performed on an 8-element FD phased array transceiver by tiling two of the described circ.-
RX ICs and a TX beamformer implemented using off-the-shelf discrete components.
2.1 FD Phased Array System Requirements
2.1.1 Array SIC
Two N -element FD phased array circ.-RXs forming an FD link are depicted in Fig. 2.2.
Although the SIC after beamforming depends heavily on the antenna response, in the worst
case in each RX channel, the SI and CT-SI can add up constructively to increase by an
amount equal to the TX array gain (N2), and then add up constructively after RX beam-
forming to increase by an amount equal to the RX array gain (N2), resulting in a total
increase of N4 relative to a single-element transceiver. Hence, while phased array beam-
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Figure 2.2: FD phased array link budget.
forming provides N2 increase in the array gain on both TX/RX sides, it can also increase
the total SI at the RX output after beamforming by the same amount. Therefore, we define
the array SIC similar to the single-element counterpart with the addition of TX/RX array
gain:
SICarray,dB = PTX · AGTX · AGRX/SI, (2.1)
where PTX is the TX power level at each element, SI is the residual SI power level and
AGTX/RX are TX/RX array gains.
In single-input-single-output (SISO) transceivers, the required SIC to suppress the SI
level down to the noise level is equal to SICSISO = PTX/Nfloor,SISO where Nfloor,SISO = kT ·
BW · NF . In an N -element phased array, the required SIC is given by SICarray = PTX ·
AGTX · AGRX/Nfloor,array, where Nfloor,array = kT · BW · NF · N . Hence, the challenging
required SIC in the array scenario is AGTX ·AGRX/N (as high as N3) times larger than the
SISO case.
2.1.2 Link Budget Calculations and FD operation
The desired received signal in an N -element FD phased array TRX link after the beamform-
ing is:
PRX,array =
PTX · AGTX ·GTX · AGRX ·GRX
FSPL · IL
, (2.2)
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Table 2.1: FD phased array link budget.
where GTX/RX are TX/RX antenna gains, FSPL is the free space propagation loss equal to
(4π ·R · f/c)2 and IL is a margin considered for practical implementation losses (R, f , and
c are the range, the operation frequency, and the light speed, respectively).
Minimum required signal to noise ratio (SNR) determines the radio sensitivity level
(Psense = 2 · SNR ·Nfloor,array ) where the factor of 2 covers the SNR degradation because of





PTXAGTXGTX · AGRXGRX · IL/Psense, (2.3)
This clearly shows benefit of array gain in increasing link range. Table. 2.1 summarizes
link budget calculation. Based on our calculations, for an 8-element 730 MHz array with
+1 dBm TX power per element (PTX), 6 dBi antenna gain, 15 dB TX and RX array gains
(AGTX and AGRX, 3 dB degraded from the ideal 18 dB array gain due to the need to achieve
SIC), 16.25 MHz bandwidth (BW ), 5 dB RX noise figure (NF ), 20 dB required Signal-to-
Noise Ratio (SNR) and 10 dB implementation losses, one can establish an FD link over
a distance of 2.6 km. This shows that phased arrays can substantially enhance range in
silicon-based FD transceivers which are limited in power handling, make them suitable for
both space-constrained WiFi access points and small cell base stations.
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2.2 SIC via Beamforming
An N -element phased array transceiver with a shared antenna interface, and amplitude and
phase controls on each TX and RX element features overall 2(N−1) complex-valued DoF on
TX and RX sides ((N−1) DoF on each side). These DoF are a representation of the complex-
valued weights (amplitudes and phases) of each element relative to that of the first element.
Typically, these DoF are employed to form the beams toward desired signal directions, and to
minimize interference to/from nearby radios by pointing nulls towards them or suppressing
the side-lobes of the radiation pattern. Alternatively, a few beamforming DoF at the TX and
RX can be repurposed so that total SI is suppressed after RX beamforming at the expense
of some TX and RX beam characteristics, such as a few nulls and/or some gain loss in the
beam-pointing direction(s).
Fig. 2.3 depicts our implementation of a 2×4 rectangular array of slot loop antennas at
730 MHz with λ/2 spacing, whose SI channel matrix in the frequency domain is denoted by
HSI(f) = [HSI(m′,n′),(m,n)(f)] ∈ C8×8, where HSI(m′,n′),(m,n)(f) is the frequency response of the
(CT-)SI channel from the (m,n)th-element to the (m′, n′)th-element. As Fig. 2.3 shows, the
antenna matching is around -20 dB at the center frequency of 730 MHz (which would be
the SI channel for each element if the circulators were ideal), while the magnitude of the SI
channel from the closest element can be as high as -10 dB (e.g., |H(2,1),(1,1)|). Moreover, a
vertical pair of elements have higher SI channel magnitude than a horizontal pair of elements
(e.g., |H(2,1),(1,1)| > |H(1,2),(1,1)| at 730 MHz).
Let x(f) be the transmit signal in the frequency domain, and wTX = [wTX(m,n)] and w
RX =
[wRX(m,n)] be the complex-valued TX and RX beamforming weight vectors, respectively. Then,
the phased array SI after TX and RX beamforming, denoted by xSI(f), is given by
xSI(f) = (wRX)>HSIwTX · x(f), (2.4)
where (·)> denotes the transpose of a vector.
Consider a 3D coordinate system where the 2×4 rectangular array is located on the x-y
plane. We denote the TX and RX beamforming directions by the azimuth and elevation an-
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Figure 2.3: (a) A 2×4 8-element antenna array at 730 MHz with λ/2 spacing, (b) the
measured SI channel magnitudes at 730 MHz, and (c)–(d) examples of measured SI channel
magnitudes across frequency from antenna elements (1,1) and (1,2) to the adjacent elements,
respectively.
gles (φ, θ) in a horizontal coordinate system. Then, the far-field array TX/RX beamforming
pattern is given by
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Figure 2.4: (a)–(b) Simulated TX/RX array patterns in the x-z and y-z planes while achiev-
ing 60 dB array SIC across 20 MHz with 3 dB array gain degradation in the TX/RX broadside
beam-pointing directions, (c) simulated array SIC where at least 60 dB SIC is guaranteed
to be achieved across 720–740 MHz, (d) simulated TX/RX array gain for a desired array
SIC based on solving an optimization problem using the measured SI channels depicted in
Fig. 2.3.







= [ejπ[(m−1) cosφ cos θ+(n−1) sinφ cos θ]].
CHAPTER 2. FULL-DUPLEX PHASED ARRAY WIRELESS 20
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Figure 2.5: (a)–(b) spatial distribution of the simulated sum TX and RX beamforming gain
loss for achieving the desired RF SIC across 20 MHz and 40 MHz bandwidth.
The goal is to achieve wideband SIC in the near-field (2.4) with minimal penalty in the
TX/RX beamforming gains in the far-field (2.5).
Denote by (φTX/RX, θTX/RX) the main TX/RX beam-pointing direction in which the
TX/RX beamforming gain needs to be maximized. We formulate an optimization problem
where the objective is to maximize the TX and RX array gains, subject to the constraint





∣∣(sTX/RX(φTX/RX, θTX/RX))> ·wTX/RX∣∣2 ≥ AGTX/RX∣∣(wRX)>HSI(f)wTX∣∣2 ≤ χ, ∀f,∣∣wTX/RXm,n ∣∣2 ≤ 1, ∀m,n.
Specifically, the first constraint ensures minimal degradation in both the TX/RX array
gains in the desired TX/RX beam-pointing direction (compared to the maximal TX/RX
array gains without sacrificing any DoFs). The second constraint guarantees at least χdB =
10 log10(χ) dB SIC across the desired bandwidth so that the total RF SIC is (χdB +AGTX +
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AGRX) dB. The last inequality sets the normalization constraint on each TX/RX beamform-
ing weight.
We evaluated this idea through simulations using the measured array SI channel (see
Fig. 2.3), where the optimization problem is solved using the MATLAB nonlinear optimiza-
tion solver. We set χ = 10−3 so that the total array SIC is given by (30+AGTX +AGRX) dB.
The results are summarized in Fig. 2.4 and 2.5. In the simulation, the TX/RX array gains
are maximized for broadside beamforming (i.e., θ = 90◦) subject to the constraint that at
least 60 dB array SIC is achieved between 720–740 MHz. Figs. 2.4(a) and 2.4(b) show
that an array gain degradation of only 3 dB compared with the maximal array gain of N2
= 18 dB can be maintained while achieving 60 dB array SIC across 20 MHz. Moreover,
Fig. 2.4(d) shows the trade-off between the maximum achievable TX/RX array gain and
different amounts of desired array SIC across 20 MHz and 40 MHz, respectively.
To further investigate the performance of our proposed approach for different TX/RX
beam-pointing directions, Figs. 2.5(a) and 2.5(b) show the distribution of the sum of TX
and RX beamforming gain loss with varying TX/RX beamforming in the spatial direction of
(φ, θ) (i.e., both the TX and RX beam-pointing directions are (φ, θ)). The results show that
the sum beamforming gain loss never exceeds 6.0 dB and 6.6 dB for achieving an array SIC
of 60.0 dB and 59.4 dB over 20 MHz and 40 MHz bandwidth, respectively. Moreover, when
beamforming in the directions with stronger SI (e.g., in the array broadside due to higher
circulator TX-RX leakage or in the direction of adjacent antenna elements due to strong
couplings), a higher of TX and RX beamforming gains need to be sacrificed to achieve the
desired performance. Similar approaches can also be applied to explore the scenarios with
different TX and RX beam-pointing directions and is a subject of our future work.
In general, four important features must be highlighted: (i) SI suppression is essentially
achieved in the spatial domain through a trade-off between near-field SI nulling and far-
field beamforming without any explicit cancellers and associated power consumption, since
the RX/TX beamformers are repurposed, (ii) the SI suppression is wideband since different
antenna coupling paths are cancelling each other, as opposed to having an IC canceller
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duplicate the frequency characteristics of an antenna coupling path, (iii) the beamforming-
FD trade-off can be dynamically adapted in the field, with the number of DoF sacrificed
dependent on the required SI cancellation, bandwidth, external interferers that need to be
nulled, etc., and (iv) the trade-off between FD and beamforming will become more favorable
for larger arrays. In [52], we further investigate this problem and develop efficient algorithms
for cases with large-scale arrays (e.g., N = 36/72).
2.3 Circuit Implementation
2.3.1 Integrated Circ.-RX Phased Array RX
2.3.1.1 Shared Antenna Interface
This work deploys the N-path-filter-based combined-circ.-RX described in [53] as a shared-
antenna interface that merges a commutation-based linear periodically time-varying (LPTV)
non-magnetic circulator with down-converting mixer and directly provides the BB signals
(Fig. 2.6). The availability of 8-phase at the BB node of N-path-filter further simplifies
the beamforming. The 50 Ω quarter wavelength transmission lines are implemented using
one capacitor-inductor-capacitor section with off-chip inductors. Each circ.-RX requires two
sets of 8-phase non-overlap clock with 90◦ phase shift to drive the switches on each side of
N-path-filter. The N-path-filter deploys 8-path to increase the ANT-RX BB recombination
gain and achieve harmonic cancellation for the 3rd and 5th harmonic. The resistance of
transistor used as a switch is around 3.5 Ω, and the source/drain of the FETs are biased
at 0.6 V and DC coupled to BB gm-cells. The gate of the switches are AC coupled to
buffers and are biased at 0.75 V (DC level of 12.5% pulse swinging from 0.6 V to 1.8 V).
An input clock at 4 times the operating frequency (fclk) provides eight output phases in the
Johnson-counter-based divide-by-4 in each circulator.
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Figure 2.6: Combined non-magnetic non-reciprocal circulator-receiver deployed as integrated
shared antenna interface.
2.3.1.2 Phased Array RX
A scalable 65 nm CMOS 730 MHz 4-element circ.-RX phased array is implemented (Fig. 2.7).
The circ.-RX as described before provides 8-phase BB nodes which simplifies the RX beam-
forming, four 8-bit (1-bit sign and 7-bit amplitude) programmable differential gm-cells are
connected to each BB node of each element circ.-RX and then combined in the current do-
main across all 4 elements into low-input impedance IQ TIAs enabling Cartesian beamform-
ing. The TIAs are implemented using two-stage op-amps. Therefore, the complex-valued
weight (phase and gain) applied to each element and summation across all the elements are
performed simultaneously while maintaining low noise and high linearity. Besides, scalability
across multiple chips is feasible using the low input impedance combining point at the TIA
input. By connecting a second chip’s low impedance node to the first one, and turning off
the second chip’s TIA, and the current from the gm cells of the second chip can be combined
into the TIAs of the first chip in the current domain (Fig. 2.8). Thanks to the low impedance
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Figure 2.7: Block/Circuit Diagram of scalable 4-element FD circ.-RX phased array.
node provided by the TIA of the main chip, board trace capacitance does not degrade BW
performance.
Figure 2.8: Tiling two circ.-RX phased array to form 8-element FD circ.-RX phased array.
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Although typical Cartesian vector modulator covers full 360◦ using 0◦, 90◦, 180◦, and
270◦ phases, this work deploys oversampling vector modulator using 8-phases (0◦, 45◦, . . . ,
315◦) provided by BB nodes of N-path filter. Fig.2.9 shows vector modulation using 3-bit
resolution (1-bit sign and 2-bit amplitude) where oversampled vector modulation (8 phases
rather than 4 phases) is beneficial in terms of complex-gain accuracy [54], noise and power,
but increases the circuit complexity and the associated area consumption. If the desired
weight on an element is vector w∠θ, the amplitude and phase can be generated using two
adjacent phases (lag and lead), alag∠θlag and alead∠θlead shown in Fig. 2.9, and solving for
real and imaginary part of alag∠θlag + alead∠θlead = w∠θ, we can find amplitudes for lag and
lead vectors equal to:
alag = w
∣∣∣∣ cos(θ) · tg(θlead)− sin(θ)cos(θlag) · tg(θlead)− sin(θlag)
∣∣∣∣ , (2.7)
alead = w
∣∣∣∣ cos(θ) · tg(θlag)− sin(θ)cos(θlead) · tg(θlag)− sin(θlead)
∣∣∣∣ . (2.8)
The calculated amplitude is rounded to nearest integer to program the gm-cells. If only the
two adjacent vectors are not used, vectors are not orthogonal and mapping from desired
vector to each phase amplitude is not straight forward and can be found using exhaustive
search or Σ∆ algorithm [54].
Figure 2.9: Beamforming using 3-bit vector modulator: (a) 4-phase (b) 8-phase.
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An inverter-based amplifier is used to buffer output of TIA from off-chip IF balun
(Fig. 2.10) due to their proper linearity performance at low-voltage supplies. Common-
mode feedback circuitry similar to [55] is deployed to ensure proper output DC value. Buffer
FETs are sized to provide unity gain with 100 Ω differential load. The buffer needs to be
loaded with 100 Ω all the time due to its high intrinsic gain to avoid instability. The 2.5 pF
compensation capacitors (Cc) are used to ensure common-mode stability and large 7.8 kΩ
resistors (RL) are used to extract output DC voltage value.
Figure 2.10: Inverter-based output buffer with common-mode feedback.
2.3.1.3 Clock Distribution
Clock distribution is challenging in any multi-antenna system due to the phase uncertainty
that can cause between the elements. Fig. 2.11 presents the clock distribution between 4-
element and divider circuit detail and it’s node voltage at the reset state. To ease the clock
distribution two differential clock signal with 4 · fclk frequency, is distributed on the chip be-
tween the 4-element symmetrically. These two clocks are phase-shifted through multiplexed
digital delay cells with analog varactor-based fine-tuning to cover a range of ± 70◦ around
the nominal phase setting at 730 MHz based on schematic simulations. To synchronize el-
ements and remove the phase ambiguity upon restart, the divide-by-4 in all the elements
should reset by the same signal and then triggered at the same rising edge of the clock. The
dividers are implemented using TSPC flip-flops [17] and a pull-down NMOS is used at their
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output for reset purpose. Note flip-flop should not have any interstage node with unknown
voltage ar reset state. When the reset signal is high, it resets the divide-by-4 in elements
asynchronously and also keeps clock signals at the low level. When the reset signal toggle
to the low value, the reset circuitry keeps clock signals level low until the first rising edge
of the clock. This avoids undesirable clock edge and reset signal edge signal collision and
passing skewed clock shapes to trigger the dividers. This makes sure that all of the elements
dividers are exactly triggered with the same clock edge and are synchronized.
Figure 2.11: Circ.-RX phased array clock distribution and synchronize and reset circuitry.
2.3.1.4 Programmable gm-cell
The implementation details of programmable gm-cell is shown in Fig. 2.12. Each ele-
ment eight BB phases are connected to four 8-bit programmable differential gm-cells, a1-bit
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sign,and a 7-bit amplitude control. Each programmable gm-cell consists of a cross switch
circuit using complementary skim to flip differential phases and 127 switchable identical
inverter-based gm-cell in parallel to vary the amplitude. An inverter with shorted input-
output is used to self-bias the input side of each phase gm-cells. Inverter-based gm-cell
proposed in [56] is deployed which provides common-mode rejection and output self-bias
using MPB transistors. High/low threshold voltage (HVT/LVT) FETs are used for proper
circuit bias. MPB and MP devices are respectively PMOS HVT and LVT devices with W/L
= 800 nm/250 nm and MN is HVT NMOS sized to W/L = 400 nm/250 nm. All gm-cell
outputs are connected to the summation point (TIA input) which is connected to pads and
can see different impedance depending on the package and PCB parasitics making it hard to
implement common-mode feedback around gm-cells. Hence, using output self-bias gm-cells
is critical.
Figure 2.12: Circuit details of programmable gm-cells deployed for beamforming.
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2.3.2 Phased Array TX
A custom-designed TX phased array is implemented using off-the-shelf discrete components
(Fig. 2.13). The signal is divided into 8 channels after one stage of amplification. Each
channel contains a cascade of two 180◦ phase shifters (Mini-circuits JSPHS-1000+) to cover
the full 360◦ range, in series with two-stage of a high-linear low-noise amplifier (Mini-circuits
HXG-122+) and programmable attenuator. This structure obtains amplitude control while
maintaining good noise performance while a 7-bit attenuator (Skyworks SKY2343-364LF)
can provide maximum attenuation of 31.75 dB with 0.25 dB resolution. Based on system
calculation, the design can achieve up to 30 dB gain with an out-referred IP3 as high as
+31 dBm while the noise figure (NF) is less than 3.3 dB.
2.3.3 Slot Loop Antenna
The slot loop antenna structure is used due to their inherent wideband operation. The
antenna is fabricated on the FR-4 PCB and can radiate on both frontside and backside
direction. A metal sheet is used as a reflector at the back of the antenna array with quarter
wavelength distance to redirect the radiation to the front side. The EM simulations using
the Mentor Graphics IE3D shows antenna gain of 6.6 dB (see Fig. 2.14).
2.4 Experimental Results
The chip microphotograph of the 65 nm CMOS 4-element FD circ.-RX phased array is
shown in Fig. 2.15. It has a total active area of 3.6 mm2 and is mounted in an 88-pin QFN
package, and two chips are mounted on FR-4 PCB to realize an 8-element array for all the
measurements.
A custom programmable antenna tuner board using discrete components is implemented
using a capacitor-(inductor/capacitor)-capacitor section shown in Fig. 2.16. Peregrine PE64906
digitally tunable caps are used which provide 0.9 pF to 4.6 pF capacitor with discrete 119 fF
steps and Coilcraft 5.1 nH 0603HP is used as a fixed inductor. Simulation using ADS in-
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(a)
(b)
Figure 2.13: A custom-designed 8-element transmitter phased array: (a) Block diagram, and
(b) PCB implementation.
cluding PCB parasitics shows that it can translate all antenna impedances inside the VSWR
circle of 2 (return loss >10 dB) to an impedance inside the VSWR circle of 1.2 (return loss
>20 dB).
2.4.1 Single-Element Circ.-RX Measurements
The measured two-port TX-to-ANT S-parameter of the circulator for a clock frequency of
730 MHz are shown in Fig. 2.17. Note that the RX is not available as a separate RF port, and
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Figure 2.14: Slot loop antenna simulated radiation pattern.
Figure 2.15: FD N-path-filter-based circulator-receiver conceptual architecture and block
diagram.
hence the circulator’s ANT-to-RX and TX-to-RX performance cannot be measured directly
using S-parameters. The circ.-RXs exhibit 1.7 dB TX-ANT loss, +28 dBm TX-ANT IIP3.
Since the circulator is based on an 8-path filter, the signals have to be recombined to provide
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Figure 2.16: Custom designed antenna tuner: (a) circuit diagram (b) PCB
differential I/Q outputs. For ANT-BB measurements, the BB gm-cells are programmed for
3rd and 5th, 11th and 13th, and so on harmonic rejection [57]. The I+/- outputs are created




weights for 0◦/180◦, 45◦/225◦, and 135◦/315◦ phases, and Q+/-
outputs are created with + 1√
2
, +1, and + 1√
2
weights for 45◦/225◦, 90◦/270◦ and 135◦/315◦
phases. The single-element ANT-BB shows up to 50 dB (41 dB nominal) conversion gain,
and supports more than 20 MHz bandwidth for all settings (Fig. 2.18(a)). The in-band/out-
of-band ANT-BB IIP3 is -31 dBm/+22.5 dBm ANT-BB IIP3 and 5 dB single-element NF
(Figs. 2.18(b) and 2.18(c)). The single-element ANT-BB OOB-IIP3 and NF are comparable
to FD mixer-first receivers presented in [34, 57] (22 dBm vs. 22.5 dBm/25 dBm and 5 dB
vs. 5–8 dB/4 dB) while this work encompasses the receiver and an on-chip shared-ANT
interface. The good out-of-band ANT-BB IIP3 performance is thank to BB gm and TIA
cells good linearity performance.
2.4.2 8-Element FD Phased-array TRX Measurements
Array FD measurements are performed with the 2×4 rectangular array of slot loop antennas
described earlier (Fig. 2.19). Two ICs are tiled on a PCB to realize an 8-element FD circ.-RX
phased array, and a custom 8-element phased-array TX PCB described earlier is built using
discrete components.
Array FD SIC measurement is shown in Fig. 2.19. The TX-BB isolation of each circ.-
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(a) (b)
Figure 2.17: Single-element circ.-RX measurements: (a) TX-ANT S-parameters demonstrat-
ing non-reciprocity, (b) TX-ANT IIP3.
RX is limited to only ∼15 dB. This poor isolation is due to layout, QFN package, and
PCB parasitics. The average array SIC over 16.25 MHz is only 23 dB When the TX and RX
arrays are configured for nominal broadside beamforming (all array weights equal to 1). Note
that the nominal SIC for broadside beamforming is a strong function of the antenna near
field response. Using the concept described in section III, and optimization of beamforming
DoFs on the TX and RX arrays for SIC while allowing 3 dB TX and RX array gain loss,
40.7 dB array SIC is achieved over 16.25 MHz. Although the profile is very wideband and
very similar to the simulated profile in Fig. 2.4(d), it is at somewhat lower SIC levels, since
those simulations neglected second-order effects such as the circulator’s internal isolation,
quantization of beamforming weights, etc. Finally, custom-designed tuners described earlier
are integrated with the antennas and the tuner is optimized with the same configuration
across all the elements, so it does not change the beam pattern. Co-optimizing of the tuners
yields 50 dB array SIC over 16.25 MHz. The measured RX and TX array gains across
frequency for broadside excitation are shown in Fig. 2.19. Measurements verify the 3 dB
array gain loss with these beamforming weights optimized for SIC. The synthesized TX and
RX array patterns for these weights are depicted in Fig. 2.4(a) and (b).
The array TX array power handling is evaluated with the beamforming and SIC config-
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(a) (b)
(c)
Figure 2.18: Single-element circ.-RX measurements: (a) TX-ANT S-parameters demonstrat-
ing nonreciprocity, (b) TX-ANT IIP3 and (c) NF.
ured in terms of the TX-induced RX compression point. Note that the SIC is performed in
the BB after the beamforming. Thus, the per-element integrated circulator has to tolerate
CT-SI in addition to its own SI across all elements. The gain imparted to a weak in-band
signal radiated towards the array is monitored while the TX array power (PTXAGTX) swept.
The 1 dB compression of the weak in-band signal occurs which can be inferred as the TX
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(a) (b)
Figure 2.19: Measured full-duplex phased-array performance across 8-elements (tiling of 2
ICs): (a) array SIC, (b) impact of optimized weights to achieve SIC on the TX/RX array
gain.
Figure 2.20: Gain compression of a small received signal under the influence of TX power
with optimized weights with and without the antenna tuner
array power handling at +10.5 dBm without deploying antenna tuner, and is improved to
+16.5 dBm with antenna tuner (Fig. 2.20). Although each element power handling is smaller
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Figure 2.21: Two-tone TX test tracking the TX total SI and its IM3 products at the receiver
output with additional digital SIC.
than a single-element counter part [12] (+1 dBm vs. +8 dBm), the total array power is much
larger thanks to TX array gain.
Two-tone TX tests are performed by tracking the TX main SI and its IM3 at RX BB
output the beamforming with beamforming and SIC configured, shown in Fig. 2.21. We have
also implemented digital SIC in Matlab after capturing the BB signals using an oscilloscope
(a 12-bit quantizer) [12]. The nonlinear Volterra-series-based digital SIC cancels not only
the main SI but also the IM3 distortion generated from the SI. The effective IIP3 referred to
the TX array power is +17.5 dBm which shows the power level that adding additional BB
canceller does not help as the IM3 level is high as the main tones. At +16.7 dBm average
TX array power, digital SIC can suppress the residual total SI and its associated IM3 to
below -84 dBm, indicating 100 dB total array SIC. Another 19 dB of SIC is required to
suppress the SI to the array noise floor (on the effective IIP3 graph, the noise floor would be
at Nfloor/AGRX=-103 dBm), and can be potentially achieved with additional analog SIC.
This enables a link range of 2.6 km at the operation frequency.
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Figure 2.22: Wireless FD demonstration setup.
2.4.3 FD Demonstration
An OFDM-like BB signal is generated at a sampling rate of 160 MSa/s, and it consists of
10 sub-carriers each with a bandwidth of 0.4 MHz occupying a total bandwidth of 5 MHz
(DC to 1 MHz has been omitted due to implementation limitations related to the high-pass
cut-off frequency of the off-chip BB baluns). The OFDM-like signal is pulse-shaped with a
square-root raised cosine (SRRC) filter with a roll-off factor of β = 0.22. The total length
of the OFDM-like signal is chosen to be 50000 samples with an extra 2000 samples to sync
the received sequence to the transmitted signal.
Fig. 2.22 shows the demonstration setup. Unlike the RX output, the TX board input
is at RF frequency. Hence, an I/Q quadrature modulator (Texas Instruments TRF370417
EVM module) is used to up-convert the BB signal for the TX board. The BB OFDM-
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Figure 2.23: Demo results: A -31dBm desired signal radiated from 20ft away from a single
antenna is recovered while transmitting a 5MHz OFDM-like signal with +8.7dBm TX array
power.
like signal is generated in MATLAB, and is fed to an Agilent 33500B arbitrary waveform
generator (AWG), which is connected through a balun to the quadrature modulator. The
clocks of the RFIC circulator-receiver and the transmitter are shared from a signal source
running at 4 times the frequency of operation (2.920 GHz) to lower the effects of uncorrelated
phase-noise [58–60]. A separate frequency-division module is used to divide down the clock
to 730 MHz for the transmitter. A CW tone is radiated from 20 ft using a single antenna
toward the implemented 8-element FD phased array transceiver while it is radiating described
OFDM modulated signal.
Fig. 2.23 shows the power spectral density at the RX BB output before and after the
digital SIC of the TX leakage. First, to verify successful digital SIC of modulated signals, a
+8.7 dBm average TX array power signal is applied and the residual BB leakage is captured
using an oscilloscope. The implemented digital SIC considers the nonlinear terms up to the
7th order, with a delay spread length of 45 samples, resulting in 315 total unknown digital
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canceller coefficients. An initial portion of the captured data (about 80 µsec) is used to train
the canceller coefficients. 30 dB digital SIC and about 80 dB overall SIC have been achieved.
Then, a -31 dBm signal radiated from a single antenna located 20 ft away is recovered while
it is buried under the TX leakage at the RX BB before digital SIC.
Table 2.2: Comparison of the proposed FD phased array circ.-RX with the state-of-the-art
FD RXs with an integrated shared antenna interface.
2.5 Summary
This work is compared to FD single-element and MIMO RX radios in Table 2.2. Although
this work has the highest power handling and overall array SIC, it presents the lowest NF
and far superior potential FD link range among FD radio with a shared antenna interface.
Albeit integrating shared antenna interface, this work consumes less area and power per
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element thanks to using beamforming DoF for SIC instead of using explicit area- and power-
hungry cancellers as well as using circ.-RX which combines the integrated circulator with a
mixer-first receiver.
In this chapter, we presented a scalable 4-element FD phased array RX which combines
the functionality of phased array with FD radio to achieve high throughput spectrum ef-
ficiency. Join optimization of beamforming degrees of freedom on both the TX and RX
sides is deployed for beamforming plus SIC with a minimum penalty on array gains. The
beamforming is implemented with minimum overhead by exploiting the available baseband
outputs of N-path filter based integrated circ.-RX. A 730 MHz scalable 4-element FD phased
array circ-RX prototype is presented in 65 nm CMOS which achieves up to 50 dB of array
SIC over +16.25 MHz with less than 3.5/3 dB degradation in TX and RX array gain across
8-element while handling +16.5 dBm TX array power. In conjunction with digital SIC,
100 dB of array SIC suppression is presented.
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Chapter 3
Full-Duplex MIMO Wireless
MIMO technology promises to significantly enhance system performance in coverage, ca-
pacity and user data rate through diversity/capacity gain. In addition, multi-user MIMO
can simultaneously serve multiple users which is vital for femtocell base stations and APs.
FD operation enables simultaneous transmission and reception at the same time which can
potentially double the data throughput. Besides, full-duplex can provide benefits on higher
layers such as better spectral efficiency, reducing network and feedback signaling delays, and
resolving hidden-node problems to avoid the collision. Although FD MIMO wireless benefits
from both MIMO diversity/capacity gain and FD technology spectrum efficiency, it suffers
from CT-SI between each TX-RX pair in addition to SI from each TX to its own RX (Fig.
3.1). Thus, a cancellation path is required from each TX to all other RXs Therefore, an
N -element FD MIMO transceiver requires N2 cancellation paths, which means the complex-
ity of canceller in terms of associated area, power dissipation and noise penalties grow as
O(N2). This is both area- and power-hungry, and not feasible for radios with a large number
of elements. Furthermore, the noise from SI and CT-SI cancellation paths can accumulate
and further degrades the radio sensitivity level.
In this chapter, we present how FD operation can be integrated with MIMO operation
using RF and shared-delay BB SIC and CT-SIC [61]. MIMO operation increases the SIC re-
quirements by a factor of N2, resulting in severe area and power consumption and extra noise
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Figure 3.1: FD MIMO links benefits from MIMO diversity/capacity gain as well as FD
spectrum efficiency. However, CT-SI must be addressed in addition to SI.
penalty. We present the detailed analysis, design, and implementation of RF/BB cancellers
that address this challenge, as well as a bootstrapping technique to enhance the power han-
dling of integrated circ.-RX. A 65 nm CMOS scalable 2-element MIMO FD circ.-RX array
with integrated N-path-filter-based non-magnetic circulators is described that exploits boot-
strapping in the circulator N-path filters to enhance TX power handling, and features area-
and power-efficient passive RF and active BB wideband MIMO cancellation with shared-
delay elements to address the O(N2) cancellation challenge. Finally, the proposed solution
is validated by performing extensive measurements.
3.1 FD MIMO Cancellation: Complexity, Trade-offs
and Architecture
Based on the antenna interface design, the cumulative CT-SI can even be larger than SI.
Generally, in an N -element FD MIMO transceiver, assuming orthogonal coding, the total
SI and CT-SI power can be N times larger than the single-element case (assuming similar
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power level for the SI and CT-SI across all elements). This can substantially limit the FD
MIMO transceiver power handling compared to the single-element case and alleviate benefits
gained from deploying a multi-antenna system. Hence, initial SI and CT-SI cancellation are
critical in the early stages of the RX.
Several leakage paths contribute to the SI and CT-SI such as direct coupling from the
integrated circulator, on-chip routing as well as PCB board traces, reflection at the circulator
antenna port due to mismatch caused by the wirebond, package parasitics and off-chip balun,
reflection due to antenna impedance variation, direct coupling between adjacent antennas,
and environmental reflections from nearby objects [36]. The overall channel response is the
combination of all these leakages, and can consist of a large group delay of the order of tens
of nanoseconds. Thus, delay cells with large group delays are necessary to achieve wideband
cancellation in FD radios.
3.1.1 Dual Injection MIMO Canceller
Ideally, cancellers should be low-noise, highly linear, and with the minimum area and power
overhead. The cancellation signal can be injected at different stages of the RX chain. Inject-
ing before the low-noise amplifier in the RX chain using passive noise-less components can
substantially enhance the power handling with minimum NF penalty. Achieving wideband
cancellation through the implementation of true-time delay at RF, however, is very challeng-
ing and is typically achieved at baseband through the use of noisy active delay cells [36]. In
this work, we pursue a dual injection MIMO cancellation technique, depicted in Fig. 3.2,
where passive noise-less cancellers provide initial SI and CT-SI cancellation at RF before am-
plification and relax RX dynamic range requirements. Then FIR-based active BB cancellers
further knockdown SI after the BB amplifier with minimum NF degradation.
3.1.2 Shared-Delay Baseband Canceller Architecture
A traditional baseband canceller architecture that employs parallel programmable delay
cells with gain control to emulate the SI channel through the implementation of an FIR
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Figure 3.2: Proposed dual injection MIMO RF and BB canceller to address power handling
and complexity challenges of FD MIMO implementation.
filter [20]. Fig.3.3(a) presents an extension of such an approach to MIMO. Parallel delay
cells are necessitated in [20] by the use of transmission lines on board to realize delay,
making it challenging to tap the signal from intermediary points. Active delay elements
in an integrated setting enable cascaded delay lines with intermediary taps [36]. In both
[20] and [36], however, the ability to control phase shift independent of delay is absent.
In our implementation, we employ FIR filters operating on both I and Q components of
the TX BB signal (obtained through IQ downconversion of the TX output, which has the
advantage of capturing PA nonlinearities as well as enabling mitigation of LO phase-noise-
induced residual SI assuming a common LO [58]) and injecting into both I and Q paths of the
RX, thus enabling independent control of phase and delay through IQ vector modulation.
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Figure 3.3: MIMO baseband canceller structure and power consumption distribution: (a)
typical MIMO canceller (b) proposed shared-delay BB canceller architecture.
Furthermore, MIMO operation additionally complicates matters as the number of delay-cells
and gain controls scale quadratically with the number of elements and are area- and power-
hungry (Fig.3.3(a)). In this work, a shared-delay-cell architecture, shown in Fig. 3.3(b), is
proposed where gm-cell based vector modulators tap from the discrete delay steps of each
TX element and inject into all RX BB paths to approximate the SI channel. Since each TX
path has a single delay line whose taps are used in common for all RX paths, the number of
required delay lines increases only linearly with the number of MIMO elements. Although
the number of required gm-cell based vector modulators still scales quadratically with the
number of elements, the canceller power and area consumption are dominated by the delay
elements. Therefore, shared-delay BB cancellation in conjunction with passive MIMO RF
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cancellation directly addresses the O(N2) power consumption challenge.
3.1.3 Baseband Canceller Noise Penalty
The noise penalty associated with the proposed baseband cancellation must be analyzed in
the context of active delay cells. Fig. 3.4 shows the framework used for the following analysis
of noise degradation. Let ISOii represent TX-RX isolation in the i
th circ.-RX. Note that the
circ.-RX downconverts the TX signal to baseband. Furthermore, ISOii includes not only the
RF isolation of the circulator, but also the RF-SIC provided by the feed-forward capacitors.
Additionally, it also includes the intrinsic downconversion gain that the circulator has due to
its architecture. The signal path transconductance following the circulator in the ith-element
is represented by gm,RX,i. For cancellation of residual SI in the RX baseband, (delayed) copies
of the down-converted TX signal must be injected into the RX following gm,RX,i. Assuming
a single dominant delay in the SI channel, a voltage gain of Adelay,i from the PA output to
the corresponding tap in the delay line, and a weight of gm,SIC in the subsequent gm-cell,
BB-SIC requires
ISOiigm,RX = Adelay,i · gm,SIC . (3.1)





A2delay,ikBT ×RS × CG2i
(3.2)
where v2n,out,d represents the total output noise of the delay element. Note that the noise
associated with the delay element is considered but not the SIC gm-cell, as the delay element’s
noise contribution dominates in our implementation (the gm-cell input-referred noise power
is around 6 aV2/Hz while delay-cell output-referred noise power is 52 aV2/Hz). In the MIMO
case, the baseband cancellers must address residual SI as well as residual CT-SI. Using similar
constraints for CT-SIC as used for SIC in (3.1), the overall degradation in NF in the MIMO
case is given by,












A2delay,jkBT ×RS × CG2i
(3.3)
where ISOij represents the ANT-to-ANT isolation between elements i and j (including
the RF CT-SIC and circulator conversion gain) and Adelay,j represents the lumped voltage
gain of jth delay element.
Figure 3.4: Model for the analysis of noise degradation due to active delay-based baseband
cancellation.
As discussed in Sec. 3.2.3.2, the output noise of a delay cell is related to its power
consumption, delay requirements and linearity. In order to illustrate the impact of delay
cell noise, we consider (3.3) assuming v2n,out,d = 52 aV
2/Hz per differential delay tap (based
on our implementation). Fig. 3.5 plots the degradation in NF (assuming a nominal NF of
6.5dB) as a function of ISOii for different number of MIMO elements. Note that MIMO
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crosstalk isolation levels (ISOij) are assumed to be identical to ISOii. Also, note that a
higher RF SIC in dB on the x-axis is equivalent to a smaller absolute value for ISOii. Several
trade-offs become apparent. As expected, higher RF SIC/CT-SIC reduces the noise penalty
of active delay-based BB cancellation, and at lower RF SIC/CT-SIC levels, a higher MIMO
order results in more severe penalties. A higher voltage gain to the output of the delay
cells, achieved for instance by coupling a stronger portion of the TX signal, also alleviates
the noise penalty, at the expense of the need for higher linearity and power handling in the
cancellation path.
Figure 3.5: Impact of the baseband active delay cells on NF as a function of RF SIC and
CT-SIC.
3.2 Circuit Implementation
Fig. 3.6 presents block and circuit diagrams of the 65 nm CMOS 2.2 GHz full-duplex 2-
element MIMO circ.-RX. As mentioned earlier, programmable feed capacitors are connected
to both sides of the N-path filter inside the integrated circulator to provide passive RF SI
and CT-SI cancellation. Furthermore, MIMO shared-delay BB cancellation using 4-stage
shared delay lines is implemented to achieve further SI and CT-SI cancellation. A single
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Figure 3.6: Block and circuit diagram of the 65nm CMOS 2.2GHz full-duplex 2-element
MIMO circ.-RX with high TX power handling exploiting MIMO RF and shared-delay base-
band self-interference cancellation.
IQ delay line is used for each TX, with gm-cells injecting into each RX IQ path. Therefore,
the delay line complexity only grows as O(N) while gm-cell complexity grows as O(N
2). A
two-stage TIA is used for each element to provide a low-input-impedance node into which
the output of all gm-cell based vector modulators of the BB cancellers can be combined with
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the RX side gm-cells while preserving high linearity. Besides, this low-impedance node can
be used to tile ICs to increase the MIMO order and achieve CT-SI cancellation across ICs.
This section discusses the design and implementation details of each block in depth.
3.2.1 Circulator-Receiver as a Shared MIMO FD Antenna Inter-
face
This works employs the N-path-filter-based circ.-RX described in [53] in a differential configu-
ration as the shared antenna interface which merges a commutation-based linear-periodically-
time-varying (LPTV) non-magnetic circulator with a down-converting mixer, directly pro-
viding baseband signals at its output. Each circ.-RX requires two sets of 8-phase non-
overlapping clocks with 90◦ phase shift to drive the switches on either side of the N-path-
filter. The N-path filter employs 8 paths to decrease the TX-ANT loss, increase the ANT-RX
baseband recombination gain, and achieve harmonic cancellation for the 3rd and 5th har-
monic. The resistance of the transistor switch in the N-path filter is around 3.5 Ω, and the
sources/drains of the FETs are biased at 0.5 V and DC coupled to BB gm-cells. The gates of
the switches are AC coupled to the LO buffers and are biased at 0.65 V (DC level of a 12.5%
duty-cycle pulse swinging from 0.5 V to 1.7 V). An input clock at 4 times the operating
frequency (fclk) provides eight output phases through a Johnson-counter-based divide-by-4
circuit in each circulator.
Prior circ.-RX circuits exploited off-chip inductors in the 3λ/4 transmission line that
was wrapped around the N-path-filter gyrator [53]. In this work, the circ.-RX operates at
2.2 GHz and exploits wirebond inductance for the same purpose, enabling a realization with
no off-chip components. The transmission lines are implemented using lumped capacitor-
inductor-capacitor sections that employ on-chip metal-insulator-metal (MIM) capacitors and
wirebond inductance. There is maximum value for achievable wirebond inductance based on
the package size deployed, and thus using the wirebond inductance limit minimum operating
frequency. The maximum wirebond length is 6.1 mm for the 12 mm × 12 mm 80-pin QFN
package used in this work which limits the operation frequency to more than 1.3 GHz.
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Figure 3.7: Two thick-oxide devices stacked to implement the feed capacitor and TX/ANT
capacitor banks.
The baseband gm-cells are sized for 3rd and 5th harmonic rejection [57], which also
provides 6 dB additional gain for the fundamental harmonic. The I+/- outputs are created




weights for 0◦/180◦, 45◦/225◦, and 135◦/315◦ phases, and Q+/-
outputs are created with + 1√
2
, +1, and + 1√
2
weights for 45◦/225◦, 90◦/270◦ and 135◦/315◦
phases. 3 bits of control is included in RX gm-cells for gain control.
3.2.2 MIMO Passive RF Cancellers
Since the circ.-RX produces BB signals on the N-path filter capacitors, and the switches
on either side of the two-port N-path filter are driven by quadrature clocks, if we inject
cancellation currents on either side of the N-path filter, depicted as II and IQ in Fig. 3.8, they
are downconverted with quadrature phases, thus providing vector-modulated cancellation
signals to the BB nodes in conjunction with the differential implementation of circ.-RX. In
this work, we exploit programmable feed capacitor banks from the TX port of each circulator
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Figure 3.8: Circulator model for feed-capacitor-based RF SIC and CT-SIC analysis.
to either side of the N-path filter, similar to the approach introduced in [23] (Cfeed in Fig.3.6).
The magnitude and sign inversion of the cancellation signals can be controlled by varying
the feed capacitance through a digitally-controlled capacitor bank, and sign-flipping in a
differential circulator implementation. Since this approach is completely passive, it addresses
the O(N2) power consumption challenge, and since vector modulation is achieved without
area-hungry inductors, it addresses the O(N2) area challenge as well. As compared to the
approach in [23], the proposed scheme (i) reduces the loading on any one side by feeding
both sides of the N-path filter, and (ii) does not load or impact the antenna interface, which
is critical to simultaneously achieving high SIC and CT-SIC, as antenna loading changes
the SI and CT-SI channels. The same concept is extended to MIMO CT-SI cancellation
by incorporating feed capacitors between each TX and RX pair enabling passive RF CT-SI
cancellation.
Each of the feed capacitors for the vector-modulated RF SI cancellers is implemented
using 6 bits of control (0 to 550 fF). Furthermore, 6-bit programmable capacitors (CTX
and CANT ) in conjunction with a fixed off-chip capacitor form a matching circuit to null
ANT/TX wirebond inductance. CANT can be used in addition to the feed capacitors, Cfeed,
to further enhance antenna VSWR coverage. Two-stacked thick-oxide 2.5 V transistors are
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used as the switches in the capacitor banks to avoid FET breakdown due to large voltage
swing at the circulator TX/ANT ports. Fig. 3.7 presents the device stacking and biasing in
the programmable feed capacitors, Cfeed, and the capacitors at TX/ANT ports, CANT/TX .
The devices used are triple-well 2.5 V transistors, and the bulk is made to float using a large
resistor to ground. Two devices are stacked to enhance power handling. The N-path-filter
nodes are biased at 0.5 V, and thus, the source of the second FET is biased at 0.5 V all the
time. Therefore, D1 and D2 are biased at 2.4 V and 1.45 V respectively to distribute the
stress between the two switches in the OFF-state. Breakdown can happen when the devices
are OFF and the TX voltage swing gets divided between the stacked switches. Ideally, a
two-stacked switch with two 2.5 V devices should be able to handle 19.2 V differential swing
across the capacitor bank, which is equivalent to 32.7 dBm on a 100 Ω differential load. Note
that in this work, the TX power level is limited to +14 dBm due to the TX-induced RX
compression, which corresponds to only 2.3 V peak voltage across 100 Ω. Therefore, even
with VSWR effects, we do not expect the switches to limit power handling.
Fig 3.8 shows a simplified single-ended circuit diagram of the circ.-RX with cancellation
signals. The N-path filter is assumed to be ideal except for the presence of finite switch
resistance RSW . When RSW is placed in series, the ideal N-path filter core (a large number
of paths and no switch parasitic capacitance) acts as an ideal gyrator. The circuit can now be
analyzed using conventional microwave circuit analysis techniques. We initially assume that
RSW=0. When the SI is completely nulled at BB nodes, the RF nodes can also be assumed
to be a virtual ground with respect to the TX excitation, VX = VY =0, and the cancellation
injection currents, II and IQ, can be calculated as VTX×jCfeed,SI,Iω and VTX×jCfeed,SI,Qω.
The required feed capacitors to compensate for reflection from an antenna impedance of
ZANT = ZANT,i + jZANT,Q can be calculated as:
Cfeed,SI,I =
4ZANT,Q
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Similarly, for CT-SIC, assuming ZANT = Z0 and antenna coupling H(ω) = HI(ω)+ jHQ(ω),


















The antenna VSWR and antenna coupling coverage calculated from the above equations
for capacitors that range from -542.5 fF to 542.5 fF in 8.75 fF steps are plotted in Fig. 3.9(a)
and (b). A VSWR of 1.5 can be covered, and in measurement, this range is expanded to
VSWR=2 through the usage of CANT . Also, up to -14.8 dB of antenna coupling be covered,
which agrees fairly well with our measurements.
The layout interconnections for the SIC/CT-SIC feed capacitors bear careful attention.
The feed capacitors and N-path filters are integrated with each other to minimize the layout
parasitics. The metal layer with minimum resistance is used for routing, and parasitic
capacitance is taken into account in the matching circuits at the TX ports.
3.2.3 MIMO Baseband Canceller with Shared Delay-Cells
The BB MIMO delay-based FIR filtering canceller taps from each TX, and consists of an
IQ downconversion mixer, cascaded active gm-C delay cells, and programmable gm-cells on
each delay tap acting on I and Q, effectively realizing vector modulation for programmable
amplitude and phase on each delay tap.
3.2.3.1 4-Path Passive Mixer
A 3-bit programmable capacitor bank along with a 4-path doubly-balanced IQ passive mixer
is employed to sense each TX signal and downconvert it to BB frequencies for BB cancel-
lation, depicted in Fig .3.10. The programmable capacitor bank employs 2-stacked devices
similar to Fig. 3.7 to improve TX power handling. Inverter-based TIAs are used to provide
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(a) (b)
Figure 3.9: Calculated antenna (a) VSWR and (b) cross-talk coupling coverage, which shows
that a VSWR of 1.5 (red circle) or up to -14.8 dB of antenna coupling (red circle) can be
covered.
maximum TX signal swing to the delay cells to minimize BB canceller noise contribution,
as described earlier.
3.2.3.2 Baseband Active Delay Cells
The delay cell used is a complementary version of the gm-cell proposed in [7]. In Fig. 3.11,
the delay through one cell is given by τ = gm
CL
when gmn = gmp = gm. The design provides
for 2 bits of gain control and 3 bit of load capacitor, CL, control (not shown for schematic
clarity). The four delay taps include the downconversion mixer output and the outputs of 3
cascaded delay cells following the mixer. Measurements show a maximum delay of ∼115ns
cumulative delay (as shown in Fig 3.12).
The class-AB structure of the proposed delay cell enhances linearity while the overall
delay cell is designed to optimize the noise vs power trade-off. The output noise of the
complementary delay cell can be extrapolated from the analysis in [7] as
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Figure 3.10: Passive mixer along with programmable capacitor bank used to tap from the
TX for BB SIC and CT-SIC.


















For a given delay τ , lower noise requires higher CL, which in turn mandates a higher gm
to maintain the same τ . Thus, delay cell noise directly trades with area and power. At the
same time, the delay-cell noise contribution also depends on the tap weights for optimal TX
CHAPTER 3. FULL-DUPLEX MIMO WIRELESS 57
cancellation. Lower tap weights can be achieved with a large input swing for the copy of
the TX signals driving the delay cells. The proposed complementary structure supports a
larger input signal swing and therefore enables lower noise contribution from the baseband
canceller, while also achieving higher current efficiency and hence lower power.
Figure 3.12: Measured delays across the 4 taps of the delay element.
3.2.3.3 Programmable Vector Modulator
The implementation details of the gm-cell vector modulators are shown in Fig.3.13. Each
of the I and Q signals from different stages of the delay lines are connected to two 8-bit
programmable differential gm-cells, 1 bit for a sign and a 7-bit for amplitude control. Each
programmable gm-cell consists of a switch circuit to flip differential phases and 127 switchable
identical inverter-based gm-cells in parallel to vary the amplitude. The inverter-based gm-cell
proposed in [56] is employed which provides common-mode rejection and output self-biasing
using the MPB transistors. High/low threshold voltage (HVT/LVT) FETs are used for
proper circuit biasing. MPB and MP devices are PMOS HVT and LVT devices respectively
with W/L=800 nm/250 nm, and MN is an HVT NMOS sized to W/L=400 nm/250 nm.
Transistor widths are at the minimum width allowed by the technology to achieve maximum
resolution. The output of all vector modulators are connected to the summation point,
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Figure 3.13: BB canceller vector modulator.
namely the TIA input. This summation point is also connected to pads to enable the tiling
of ICs on board to increase the MIMO order, with baseband CT-SIC being performed across
ICs. In such a scenario, because of the package and board-level parasitics that would be seen
at the summation point, implementing stable common-mode feedback in the gm-cells would
be challenging, thus pointing to a secondary benefit of the output self-biasing.
Fig. 3.14 presents the baseband canceller IIP3 simulation in the setting that is used to
measure Fig3.25 and Fig.3.26(a). IIP3 from the TX port to the output of each stage of the
baseband canceller is better than +27 dBm, and the IM3 level is around 30 dB lower than
the fundamental in the overall output current of the baseband canceller at the nominal TX
input power level of +14 dBm.
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(a) (b)
Figure 3.14: Baseband canceller IIP3 simulations: (a) TX to the output of each stage of the
delay line, and (b) TX to output current of the baseband canceller when the cancellation
weight is programmed.
3.2.4 Output Buffer
An inverter-based amplifier is used due to its high linearity at low supply voltages to buffer
the output of the TIA to an off-chip IF balun (Fig.3.15). Common-mode feedback circuitry
similar to [55] is used to ensure a proper output DC value. Buffer FETs are sized to provide
a gain of 1 with 100 Ω differential load. The buffer needs to be loaded with 100 Ω all the time
due to its high intrinsic gain to avoid instability. 2.5 pF compensation capacitors (Cc) are
used to ensure common-mode stability and large 7.8 kΩ resistors (RL) are used to extract
the output DC voltage value.
3.2.5 Clock Generation and Bootstrapping circuitry
In passive-mixer-like circuits such as N-path filters, depicted in Fig .3.16(a), when the gate
is clocked with a pulse, large voltage swing at the BB nodes can cause the FET gate-source
voltage to modulate, resulting in nonlinearity and limited power handling. Bootstrapping
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Figure 3.15: Inverter-based output buffer with common-mode feedback.
Figure 3.16: Clock bootstrapping in N-path filters can improve the linearity by keeping the
gate-source voltage constant. N-path filter and FET terminal voltages (a) without and (b)
with clock bootstrapping.
can be employed to improve the linearity by adding the BB node voltage to the pulse driving
the FET gate, as shown in Fig .3.16(b), thus making sure the gate-source voltage of the FET
is constant during the ON time period [62].
Differential clock signals at 4×fclk are distributed on the chip between the two elements
CHAPTER 3. FULL-DUPLEX MIMO WIRELESS 61
Figure 3.17: Clock generation and bootstrapping circuitry.
symmetrically using a resistive divider with a 50 Ω interface. Fig. 3.17 shows the clock
generation circuitry in each element. A Johnson-counter divider using the low power latch
presented in [63] is used to divide the 4×fclk by 4 and generate 8-phases of fclk. The pulse
generation block generates the required 12.5% and 25% non-overlapping clock pulses for
the 8-phase circ.-RX N-path filter and the 4-phase passive mixer, and reduces the power
consumption by sharing the divider, its buffers and NOR gates. The generated pulses are
retimed with the main 4×fclk using an AND gate and a DFF to mitigate the phase noise of
the divider and its buffers [57].
Thanks to the low-speed nature of the BB signal, clock bootstrapping is performed by
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simply using a capacitor in series with the 12.5% clock pulse applied to the N-path filter
switch which is charged to the BB voltage value using a buffer operated from a 2.4V supply.
Although this buffer can be power-hungry, it is shared between the 4 switches that are
connected to each BB node of the N-path filter using a CNTL signal generated by the pulse
generation circuitry. Thus, 8 buffers are required rather than 32, improving power efficiency.
Our simulations shows that the bootstrapping circuitry degrades the NF by only a 0.5 dB.
3.3 Experimental Results
The chip microphotograph and the package of the 65 nm CMOS FD 2-element MIMO circ.-
RX array are shown in Fig. 3.19. It has a total active area of 5.6 mm2, is packaged in
an 80-pin, 12 mm×12 mm QFN package, and is mounted on an FR-4 PCB for all mea-
surements. Package wirebond inductances are used for the 3λ/4 transmission lines in the
circ.-RX. Therefore, there exists no off-package on-board external inductors. Mini-circuits
TCW2-272 and ADT2-71T 50 Ω:100 Ω baluns are used to convert the single-ended TX/ANT
signal to differential and the differential BB signals to single-ended, respectively. Based on
our measurements, the wirebond inductance in the circulator is around 5 nH, and our simu-
lations (Fig.3.18) show that 10% variation in wirebond inductance introduces only 0.15 dB
additional TX-ANT loss. Initial isolation is ¿10dB over this variation range, which is in the
range that can be compensated using feed capacitors.
3.3.1 Circulator-Receiver Measurements
The measured single-element TX-to-ANT and ANT-to-BB response of the circ.-RX for a
clock frequency of 2200 MHz are shown in Figs. 3.20(a) and (b). Note that the RX is
not available as a separate RF port, and hence the circulator’s ANT-to-RX and TX-to-RX
performance cannot be measured directly using S-parameters. The circ.-RXs exhibit 3.7 dB
TX-ANT loss. The single-element ANT-baseband response shows 30 dB conversion gain
at a nominal setting, and supports more than 20 MHz bandwidth. The RX NF is 9.5 dB
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(a) (b)
Figure 3.18: Simulation results of the circ.-RX performance across 10% variation in wirebond
inductance, where L1, L2 and L3 are the wirebond inductances in the CLC sections between
the ANT-RX, TX-RX and TX-ANT ports, respectively: (a) TX-ANT response, and (b)
TX-RX isolation.
(Fig. 3.20(c)). Note that in this work, the circ.-RX encompasses the RX and an on-chip
shared-ANT interface with no off-chip on-board inductors. The high NF and TX-to-ANT
loss are primarily a function of the high operating frequency for N-path-like circuits in 65 nm
CMOS, as the cumulative parasitic capacitance on the RF side of the N-path filter introduces
substantial loss due to harmonic conversion. The use of a more scaled CMOS technology
would substantially lower the NF and TX-to-ANT loss. Fig. 3.21 presents ANT-baseband
linearity measurements. Output-referred in-band 1 dB compression point is around -6 dBm
and out-of-band IIP3 is better than +21 dBm at 200 MHz offset.
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Figure 3.19: Chip microphotograph of the 65 nm CMOS FD 2-element MIMO circ.-RX in
an 80-pin QFN package.
3.3.2 Linearity Measurements
Linearity and power handling measurements are presented in Fig. 3.22. A two-tone test shows
that circ.-RX IIP3 can be enhanced from +34 dBm to +43 dBm using clock bootstrapping, a
+9 dB improvement. Furthermore, single-element TX power handling is evaluated in terms
of the TX-induced RX compression point. The gain imparted to a weak in-band signal
applied at the antenna port is monitored while the TX power swept. The 1 dB compression
of the weak in-band signal occurs at +7 dBm TX power without clock bootstrapping, and
is boosted to +14 dBm with clock bootstrapping, showing +7 dB improvement in power
handling. These results prove clock bootstrapping to be an effective way to enhance N-path-
filter power handling.
3.3.3 RF MIMO Passive Canceller Measurements
The performance of the feed-capacitor-based RF SI/CT-SI cancellers are shown in Fig 3.23.
RF SI capacitors, in addition to the capacitor banks at TX and ANT ports, can be used to
cancel SI due to antenna reflection. Measurements are done on 1024 sample points showing
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Figure 3.20: Single-element circ.-RX measurements: (a) TX-ANT response demonstrating
nonreciprocity, (b) ANT-BB conversion gain, and (c) NF.
full coverage of antenna impedance inside the VSWR=2 circle, and partial coverage of VSWR
<3. Similarly, cross-element RF passive CT-SI canceller measurements show cancellation
of up to -18.5 dB of cross-antenna coupling with arbitrary phase. Note that RF passive
cancellation consumes no power and can enhance FD power handling substantially and
reduce the NF penalty of subsequent BB cancellers.
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(a) (b)
Figure 3.21: Single-element circ.-RX ANT-BB linearity measurements: (a) in-band 1dB
compression point, (b) IIP3 versus offset frequency.
(a) (b)
Figure 3.22: Linearity measurements with and without bootstrapping: (a) TX-ANT IIP3
and (b) TX-induced RX gain compression.
3.3.4 Wireless Full-Duplex MIMO SIC and CT-SIC Measurements
FD MIMO wireless SIC and CT-SIC measurements are performed with slot loop antennas
due to their inherent wideband operation. The antenna is fabricated on an FR-4 PCB and
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can radiate on both frontside and backside directions. A metal sheet is used as a reflector at
the back of the antenna with a quarter wavelength distance to redirect the radiation to the
frontside. EM simulations using Mentor Graphics IE3D show an antenna gain of 4.7 dBi.
(a) (b)
Figure 3.23: Measured RF SIC/CT-SIC performance: (a) SIC antenna VSWR coverage and
(b) CT-SIC antenna coupling coverage.
The setup for full-duplex measurements to characterize both SIC and CT-SIC perfor-
mance is shown in Fig. 3.24. For SIC measurements, the TX port of one of the elements
on the 2-element IC is excited by a PNA port. The circ-RX output (at baseband) drives
an up-converter that enables two-port measurements at the same frequency in the PNA.
CT-SIC characterization, on the other hand, requires exciting the second TX port using the
PNA. This results in crosstalk signals radiated out of ANT2 coupling to ANT1. Comparing
isolation with the feed-forward capacitors enabled and disabled yields the CT-SIC provided
by the feedforward network.
Optimal weights for RF and BB SIC/CT-SIC are determined using a two-step approach.
Initially, the BB SIC/CT-SIC are disabled and RF SIC/CT-SIC weights are determined,
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Figure 3.24: FD MIMO wireless SIC and CT-SIC measurement setup.
assuming that the I and Q feedforward caps operate orthogonally. This is followed by a finer
optimization step that searches through weights neighboring the initial settings. Following
this, the BB SIC delay taps are individually characterized to determine the amplitude, phase
and delay transfer functions. A subsequent optimization step then computes BB SIC/CT-
SIC weights assuming phase-invariant gain weights in the VGA stages following the delay
taps. Finally, a local search is carried out around the obtained weights to determine optimal
BB SIC/CT-SIC weights, accounting for phase variation with gain settings in the VGA.
The two-step optimization approach was compared to a one-shot approach where nonlinear
optimization techniques were investigated that determined RF and BB SIC weights jointly.
Given the impact of linearity and noise, RF SIC is critical in MIMO systems with reasonable
power handling, and therefore, the two-step approach yielded better results. As a topic of
future research, the optimization approach can be considerably simplified with a reduction
in phase variation across gain in the vector modulators.
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(a) (b)
Figure 3.25: Wireless FD measurements: (a) single-element FD SIC measurement results,
and (b) two-element FD CT-SIC measurement results.
Fig. 3.25(a) shows the measurement results corresponding to SIC provided by (i) cir-
culator internal isolation (average ∼15 dB) (ii) RF SI cancellation using the feed-forward
capacitors, and (iii) baseband SI cancellation. Over a BW of 40/20 MHz around 2.2 GHz,
the average total SIC with RF SIC turned on was ∼28/30 dB. With both RF SIC and BB
SIC, the average total was ∼35/45 dB.
Similarly, Fig. 3.25(b) shows the measurement results corresponding to the CT-SIC pro-
vided by (i) 30 dB average ANT-to-ANT isolation, (ii) RF CT-SI cancellation using the
feed-forward capacitors and (iii) baseband SI cancellation . It can be seen that the peak
CT-SIC provided with RF CT-SIC (along with inherent ANT isolation) was up to 60 dB. In
addition, the total SIC (ANT-ANT isolation, RF CT-SIC, and BB CT-SIC combined) was
on an average ∼42/53 dB over 40/20 MHz BW around 2.2 GHz carrier frequency.
The SIC and CT-SIC performance are achieved with 1.5 dB and <2.1 dB penalty in
terms of NF, shown in Fig.3.26(a). It is also critical to measure the NF degradation in the
presence of the TX signal. Measuring the TX-induced ANT-baseband NF using a regular Y-
factor method is not feasible as the noise source ENR is sensitive to the TX power, and thus
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the gain method is used. NF degradation in the presence of a continuous wave TX signal
is presented in Fig.3.26(b). We find that at an average TX operation power of +8dBm
(6dB backed off from the +14dBm TX-induced RX 1dB compression point to account for
the PAPR of a modulated signal), the increase in NF over the NF in the absence of a TX
signal is ∼3 dB, while the increase at that same power level is ∼14 dB without RF and BB
cancellation. This 3 dB degradation is likely caused by a reciprocal mixing effect between
the TX signal and the circulator LO phase noise, which requires more understanding and is
a topic of future research.
(a) (b)
Figure 3.26: (a) NF degradation due to SIC and CT-SIC, and (b) NF degradation in the
presence of TX signal.
3.4 Summary
This work is compared to CMOS FD single-element and FD phased-array receivers in Table
3.1. This work is the first to integrate MIMO operation with FD using RF and shared-delay
BB cancellers. Thanks to clock bootstrapping, this work achieves the highest TX power
handling per element compared to the state-of-the-art. Although this work enables MIMO
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Table 3.1: Comparison of the proposed FD MIMO circ.-RX with state-of-the-art FD RXs
with an integrated shared antenna interface.
operation, the NF is low thanks to the initial RF SIC and CT-SIC. Also notable is the fact
that the BB canceller power consumption is less or comparable to prior single-element works
due to the sharing of the delay cells. The high NF and antenna interface power consumption
are because 2.2 GHz is a high operation frequency for N-path-filter circuits in 65 nm CMOS
technology. These can be substantially decreased by using a scaled CMOS technology.
This chapter presented an FD 2-element MIMO circ.-RX array which exploits passive
RF SIC and CT-SIC as well a shared-delay baseband cancellation to address the complexity
of MIMO FD SIC. Clock bootstrapping is also employed to boost the power handling of
the N-path-filter-based circ.-RX. Future research directions include techniques to scale to
massive MIMO and canceller implementations that ease SIC configuration algorithms.
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Chapter 4
A 60 GHz 4-Element MIMO TX with
a Single-Wire Interface
Mm-wave transceivers can transmit and receive GBs of data thanks to the enormous spec-
trum available at high frequencies. The WiGig, also known as 60 GHz WiFi, includes IEEE
802.11a/d standards and supports the bonding of 2.16 GHz channels occupying spectrum
57.24 GHz to 70.2 GHz, constellation up to 64QAM, and spatial MIMO [64]. Mm-wave
systems with per-element digitization enable virtual arrays for radar, digital beamforming
(DBF) for high mobility scenarios, simultaneous multi-beam formation, spatial multiplexing
and per-PA digital pre-distortion. Per-element digitization, however, poses the challenge of
handling high data-rate I/O in large-scale tiled MIMO mm-wave arrays. Although SERDES
is traditionally being used as a high-speed link in computing systems and networks, it is an
area- and power-hungry solution, and a significant overhead for handheld devices. Alter-
natively, multiple-element IF data can co-exist on a single-wire interface (SWI) using code-
domain mutliple access (CDMA) and frequency-domain multiple access (FDMA) concepts
(Fig. 4.1). Code-domain multiplexing similar to [6] is not a viable solution for WiGig applica-
tions as that results in 34.56 GHz spread data bandwidth which requires power-hungry ADCs
and digital processing, and thus this works deploys FDMA approach to receive four-element
IF data on a SWI.
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This chapter demonstrates a 60 GHz 45 nm RF-SOI 4-element scalable MIMO TX with a
SWI to alleviate the challenge of supporting high data-rate I/O in a large-scale tiled MIMO
mm-wave array. FDMA is used on the single-wire to simultaneously support the signals
of all 4 MIMO channels while breaking the trade-off between channel-to-channel isolation
and single-wire bandwidth. Harmonic-rejection mixing (HRM) is used to demultiplex the 4
modulated signals simultaneously from the single-wire, each with 2 GHz bandwidth (total
BW of 8 GHz). A novel two-stage wideband HRM achieves high channel-to-channel isolation
with low power overhead. The SWI can support 8 GHz total IF bandwidth across the 4
channels with 30-40 dB SFDR. Each TX in the array achieves 20-35 dB conversion gain and
8.8-10.9 dBm OP1dB while maintaining a channel-to-channel isolation > 30 dB. System level
measurements show the ability of the MIMO chip to form multiple simultaneous independent
beams carrying independent signals.
4.1 Single-Wire Interface
This section discusses the challenges associated with implementing a single-wire interface.
Then, the signal flow of the IF data and 30 GHz reference signal from the input interface are
described to clarify the proposed solution. Finally, the harmonic rejection mixing concept is
described.
4.1.1 Challenge
In a large-scale mm-wave array, to ease the scalability, a SWI is desired to connect each mm-
wave RF front-end chipset to the DSP unit, and thus, all elements IF data information need to
co-exist on a SWI. As mentioned in the chapter.1, SERDES is a traditional solution in which
first each element received signal is digitized using ADCs with proper dynamic range and then
all elements data are serialized into a single-wire and transmitted to the DSP unit IC. Finally,
data is deserialized at the DSP unit and digital beamforming can be done to extract spatial
data. Each WiGig band is 2.16 GHz and after downconversion, it translates to 1.08 GHz IF
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Figure 4.1: A scalable MIMO TX architecture with a single-wire interface based on CDMA
and FDMA.
signal BW on I and Q. Sampling at Nyquist-rate using 8-bit ADC results in 138.24 Gb/s
data for 4-element (2160MSample/sec×8(bit/sample)×2(I+Q)×4(elements)). SERDES
circuits are challenged with high-speed operation, intensive equalization, and robustness [65],
and thus equipped with power-hungry buffers and equalizers. In [65], a SERDES is presented
in 28 nm CMOS that works between 1.25 Gb/s to 28.5 Gb/s while consuming 170-560 mW
of power from 1.5 V / 1.05 V / 0.85 V supplies with 0.83 mm2. In [66], a non-return-zero
(NRZ) 58.4 Gb/s to 61.2 Gb/s SERDES transmitter is presented in 65 nm digital CMOS
which consumes 450 mW with die area of 2.1 mm2, showing that SERDES circuit is an area-
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and power-hungry solution not suitable for forming a SWI.
To avoid the extra power consumption and silicon area associated with SERDES circuits
for the SWI, each-element IF data can be transported on a single-wire using FDMA or CDMA
(Fig. 4.1). For instance, in [6] spreading factor of 16 using Walsh function is used to spread
4-element 100 MHz I&Q IF bandwidth to 1.6 GHz and transmit on a SWI using CDMA.
However, the CDMA approach high spreading rate is not suitable for WiGig applications
with 2.16 GHz of IF data bandwidth. In this dissertation, four streams of IF data for the
4-element MIMO TX are multiplexed on a SWI using the FDMA approach eased by HRM
circuitry.
Figure 4.2: Single-wire interface signal flow breakdown.
4.1.2 Signal Flow
Fig. 4.2, show the proposed signal flow structure that enables the SWI. The IF data signals
for 4-element TX are placed at the first, third, fifth and seventh harmonic of 1.25 GHz which
occupies the spectrum below 10 GHz in addition to a 30 GHz reference signal that can be
used for clock and LO generation. At the interface input, a duplexer is used to separate the
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IF data signals (0–10 GHz) from 30 GHz reference which is simply implemented by a parallel
combination of an LPF and an HPF. The 30 GHz reference is divided into two-path using a
30 GHz Wilkinson splitter for clock generation and doubler. A divide-by-8 in subsequent by
a divide-by-3 is used to generate 16-phases of required 1.25 GHz clock for the HRM from the
30 GHz reference. The HRM downconvert each element IF data to the zero-IF frequency
using a different combination of 16-phase of 1.25 GHz clock. A doubler is employed which
generates the 60 GHz LO required by 60 GHz upconversion mixer. Wilkinson dividers and
amplifiers are used to divide and route 60 GHz LO from doubler to all four elements. Thus,
all four elements IF data and 60 GHz LO are extracted from the SWI and available for
upconversion and amplification.
4.1.3 Harmonic Rejection Mixer
Harmonic rejection mixing concept were first introduced in broadband radios such as software-
defined radios and TV tuners where the signal path must accommodate a wide frequency
span, challenged from LO harmonics spurious mixing [8, 67]. Fig. 4.3 demonstrates an N -
phase HRM with BB gain coefficients. These coefficients are scaled samples of a sinusoid of
frequency fLO that is sampled in N times per period, with time intervals 1/(N.fLO), and





where k ∈ [1 : N ]. An effective downconversion frequency of n.fLO, where n ∈ [1 : N/2]
can be synthesized by applying coefficient ak to the input in a specific time-sequence while
rejecting all other harmonics. This approach is very similar to the direct digital frequency
synthesize operation but in analog using a limited number of path gains within HRM. In
practice, the gain coefficients are quantized versions of those in Eq. 4.1 which along with
gain and phase mismatch limit achievable harmonic rejection (HR).
The HRM employs principles of a two-stage harmonic rejection mixing concept (Fig. 4.4)
which makes the mixer insensitive to gain mismatch since effective gain mismatch is the
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Figure 4.3: HRM using 1/N duty cycle clocks and baseband gain coefficients [8].
multiplication of the percentage mismatch present in each harmonic rejection stage [68].
Two-stage of HRM, however, increase the circuit complexity and thus, area and power
consumption.
Figure 4.4: HR is limited due to gain quantization and mismatch. Multi-stage HRM reduces
the degradation in HR due to gain and phase mismatch.
4.2 Circuit Implementation
Fig. 4.5 presents block and circuit diagrams of a 45 nm RFSOI CMOS 60 GHz 4-element
MIMO TX with an FDMA based IF data and LO reference single-wire interface. As men-
tioned earlier, a duplexer made of a parallel combination of an LPF and an HPF is deployed
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to separate the 0-to-10 GHz IF data from the 30 GHz LO reference. The 30 GHz LO reference
is divided by 24 to generate 16-phase of 1.25 GHz clock required by HRM which downconvert
each channel into zero-IF using 16-phase of mixing product. Cascading two-stage of HRM
enhances the inter-channel leakage to <40 dB in all channels. Moreover, the 60 GHz LO is
generated by passing the 30 GHz LO reference through a doubler circuit. A 90◦ hybrid cou-
pler is used to generate the 60 GHz LOs with 0◦ and 90◦ phases for performing quadrature
upconversion mixing. A 1 GHz, 5th-order elliptic filter is deployed to suppress out-of-band
higher-order harmonics at the output of the HRM which results in a clean output mask.
Figure 4.5: Block diagram of a 45 nm RFSOI 60 GHz 4-element MIMO TX with a frequency-
division-multiplexed 10 GHz single-wire interface.
4.2.1 Duplexer
The duplexer circuit detail is presented in Fig. 4.6, which includes the parallel combination
of an HPF and an LPF to divide DC-to-10 GHz IF data and 30 GHz LO signal from
the single wire input. The LPF is a passive synthesized 5th-order low-pass elliptic filter.
Although the pass-band is chosen to be 15 GHz to make sure the filter roll-off does not
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degrade the IF signals BW (DC-to-10 GHz), it has around 40 dB out-of-band rejection
to sufficiently suppress 30 GHz reference (see S21 in Fig. 4.7). Similarly, the HPF is also
a passive synthesized 5th-order high-pass elliptic filter which can reject IF signal between
DC-to-10 GHz by >40 dB with minimum loss at 30 GHz (see S31 in Fig. 4.7).
Figure 4.6: Circuit Implementation of the duplexer that includes high pass and low pass
filters to divide 0-10 GHz IF data and 30 GHz LO signal from the single wire input.
Figure 4.7: S-parameter simulation of the duplexer which divides IF signals and 30 GHz
reference with around 40 dB isolation.
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4.2.2 Two-Stage Harmonic Rejection Mixer
Fig. 4.8 shows the circuit diagram of the two-stage HRM. A simple inverter is used at
the input as gm to amplify the input signal. A current-mode passive mixer samples input
IF signals that are lying at 1st, 3rd, 5th and 7th harmonics of 1.25GHz with 16-phases.
Then, sampled signals are buffered using an inverter-based TIA introduced in [56] which
does not require common-mode feedback, and provide common rejection. The resistive











2/2,1]. These ratios are approximated by a ratio of integer
numbers as [0,4,7,9,10] at the first stage and [0,5,9,12,13] at the second stage of HRM.
Figure 4.8: Circuit Implementation of the 2-stage harmonic rejection mixer with minimum
area and power consumption.
Post-layout inter-channel HR simulation are shown in Fig. 4.9 where the response from
all channels from input to all HRM channel outputs are simulated using PSS+PAC. At IF
frequencies, the inter-channel HR >40 dB between all channel pairs can be achieved.
4.2.3 Low-Pass Filter
The LPF is a passive synthesized 5th-order low-pass elliptic filter. To minimize the LPF
area consumption, inductors are implemented in a differentially where decreases the inductor




Figure 4.9: Post-layout inter-channel HR simulation shows HR better than >40 dB between
all channels.
area size by a factor of 2×(1+k) where the factor 2 is due to the fact that side of differential
inductors are implemented on top of each other, and (1 + k) takes into account the mutual
inductance between positive and negative side of differential inductor. Fig. 4.7(b) shows
simulation results of the designed LPF where the pass-band corner is around 1 GHz, and
suppresses the harmonics at >1.5 GHz (adjacent channel) by >40 dB.
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(a) (b)
Figure 4.10: The 5th order differential elliptic low pass filter using passive components.
(a) (b)
Figure 4.11: Doubly-balanced Gilbert cell mixer used as upconversion mixer with BB am-
plifier (a) circuit diagram and (b) simulation results.
4.2.4 Upcoversion Gilbert-Cell Mixer
A double-balanced Gilbert-cell is used as an upconversion mixer to upconvert each-element
IF data to 60 GHz (Fig. 4.11(a)). A balun is employed to convert the single-ended LO signal
to the differential one. A varactor is used at the output of the balun providing up to 15◦
programmable phase shift which can be used to enhance I and Q mixer image rejection ratio.
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Furthermore, a programmable IF amplifier is used to provide initial gain to suppress mixer
lossy frequency conversion. Fig. 4.11(b) presents the designed mixer simulation results which
around 7 dB conversion gain.
(a) (b)
Figure 4.12: Two-stage stacked class-E PA (a) circuit diagram, and (b) simulation results.
4.2.5 Pre-Driver and Power Amplifier
Fig.4.12(a) depicts the two-stage class-E-like PA implemented by stacking two 78×1.25 µm/40 nm
floating-body devices to increase voltage swing at the load. Device sizes, supply, bias volt-
ages, and gate capacitor values are selected based on the theoretical analysis and considera-
tions described in [69,70]. A multiplicity-based device layout is used to keep a good balance
between fmax and fT . The PA achieves a simulated saturated output power of +14 dBm
with 22% PAE at 60 GHz, shown in Fig. 4.12(b).
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4.3 Measurement Results
Fig. 4.13 shows the chip microphotograph of the 45nm RF-SOI 4-element MIMO TX. The
chip measures 3.2 mm × 4.9 mm, and is flip-chip mounted on a Rogers-4350B PCB through
75 µm C4 solder bumps, which in turn is mounted on another FR4 PCB for power supply
connections. The PCB RF trace losses are de-embedded, but the measurements include the
1-2 dB loss expected from the C4-PCB solder ball interface which is not de-embedded in the
results in all measurements.
Figure 4.13: Chip microphotograph of the 45 nm CMOS RF-SOI 60 GHz 4-element MIMO
TX.
Fig. 4.14 shows the measured conversion gain to each TX output and channel-to-channel
isolation for three sample chips across frequency. The gain is more than 30 dB for the first
two channels and more than 20 dB for the next two. This gain variation arises from several
factors, including inherent gain differences in the downconversion of different harmonics, gain
roll-off from DC to 10 GHz in the harmonic rejection mixer, and some systematic routing
differences on the chip. However, the access to per-element IF streams would enable the
compensation of this gain difference easily in DSP. The conversion gain BW of the channels
is around 1.2 GHz limited by the mm-wave part. However, the 3 dB BW of the HRM de-
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multiplexer itself is higher than 2 GHz. The worst-case measured isolation (the difference
between the lowest gain for the main channel and highest gain for spurious channels) across
3 different chips is annotated on the figure. This isolation between channel 1 to 2/ 3/ 4 is
better than 40/ 45/ 40 dB, channel 2 to 1/ 3/ 4 is better than 40/ 40/ 40 dB, channel 3 to
1/ 2/ 4 is better than 45/ 35/ 35 dB, and channel 4 to channels 1, 2, and 3 is better than
30/ 40/ 30 dB respectively. These channel-to-channel isolations imply that the net spurious
leakage to the desired channel from the other channels is less than 30 dB, enabling complex
modulation formats such as 64-QAM OFDM.
Figure 4.14: Measurement gain results of each channel and channel-to-channel isolation for
three different chips(numbers show the worst case among the sample chips).
The measured large-signal characteristics for each MIMO TX output are shown in Fig.
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4.15. The OP1dB ranges from 8.8-10.93 dBm, while the saturated output power ranges
from 9.1-12.5 dBm. Drain efficiency of the whole chip as a function of input power is also
measured and can be seen in Fig. 4.15. The DC power consumption of the whole chip is 220
mW/channel at 6 dBm output power for each channel.
Figure 4.15: Measured gain, output power and drain efficiency as a function of input power
for all channels for three different chips. The inset in each figure shows the Psat, OP1dB
and drain efficiency at OP1dB for the 3rd sample.
Fig. 4.16 shows the measurement setup that is used to demonstrate simultaneous multi-
beam formation capability. Utilizing four PLL boards, four tones are generated at 1.2 GHz,
1.35 GHz, 3.7 GHz and 3.85 GHz. These signals along with a 30 GHz LO are all combined
and fed to the chip using a single coaxial cable. Elements 1 and 2 outputs are connected
to a 2-element aperture-coupled patch antenna array. The 1.2 GHz and 1.35 GHz tones fall
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within the bandwidth of the first channel (0-2.5 GHz) and are up-converted to 60.05 GHz
and 59.90 GHz respectively. The 3.7 GHz and 3.85 GHz signals fall within the bandwidth of
the second channel (2.5 GHz - 5 GHz) and are also up-converted to 60.05 GHz and 59.90 GHz
respectively. Applying different phase shifts to different input signals enables us to steer the
59.90 GHz and 60.05 GHz beams simultaneously in two different directions. The measured
radiation patterns are shown in 4.16 for two different tones.
Figure 4.16: Measurement setup to demonstrate simultaneous formation of multiple beams
carrying independent signals: antenna pattern measured for two simultaneously-transmitted
frequencies, 59.9GHz and 60.05GHz.
4.4 Summary
This work is compared to the state-of-the-art mm-wave transceivers with and without single-
wire interface [5,6,64,71] in table 4.1. This is the first work to support a single-wire interface
for a mm-wave MIMO array with high aggregate BW and high channel-to-channel isolation.
This chapter presented a 60 GHz 4-element MIMO TX which established a single-wire
interface between DSP unit and mm-wave unit through FDMA based single-wire interface.
This method achieves the wide IF bandwidth requirement for the 60 GHz WiGig appli-
cation, and enables an mm-wave radio link using DBF which is essential for application
with high mobility scenarios. Finally, measurement results of the prototype in 45 nm RF-
SOI CMOS were presented which demonstrates superior performance over state-of-the-art
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Table 4.1: Comparison with state-of-the-art mm-wave transceivers with and without single-
wire interface.
mm-wave transceivers
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Chapter 5
Conclusion
Multi-antenna radios, namely phased array and MIMO wireless have recently attracted un-
precedented attention as it offers a significant increase in the channel capacity without ad-
ditional BW or TX power due to its diversity/capacity operation [72]. It is well known that
using the phased array operation can cause a remarkable SNR gain. The MIMO advantage
over the phased array, however, is capacity gain due to the multiple independent Rayleigh
fading channels (IRFC) constructed by multi-pair of transmitting and receiving antennas
in the multi-path environment. Smart antennas, similar to phased arrays, were the core
technique of 3G mobile communication [73], and the MIMO systems are the key technology
that enabled the high throughput in 4G and long term evolution (LTE) wireless systems.
The massive MIMO wireless is expected to emerge to satisfy the enormous data through-
put requirement of the next generation of wireless communications (5G). The mMIMO has
benefits such as extensive use of inexpensive low-power components, reduced latency, sim-
plification of the MAC layer, and robustness against intentional jamming. With mMIMO,
expensive ultra-linear 50 W amplifiers used in conventional systems are replaced by hundreds
of low-cost amplifiers with output power in the mW range [15], which is a great opportunity
for use of cost-efficient silicon-based radios that are limited in power handling. However,
mMIMO is faced with fundamental challenges in the term of processing resources. The
number of channel responses each terminal must estimate is proportional to the number of
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base station antennas, and thus the uplink resources needed to inform the BS of the channel
responses would be substantially larger than in the conventional systems.
Since the invention of the radio, transmission and reception have been separated in time
or frequency to protect the RX from jamming by the SI due to the TX-RX leakage. FD
wireless, an emerging wireless communication paradigm, allows simultaneous transmission
and reception at the same frequency, promising a significant enhancement in spectral ef-
ficiency at the physical layer. Although FD can potentially double the data throughput,
it is challenged by a large amount of SI from TX to its RX. Many SISO FD radios are
proposed in which SIC is achieved through the magnetic-free integrated circulators as the
shared antenna interface, reciprocal electrical-balance duplexers, polarization-based antenna
interfaces, active antenna duplexers, and analog RF/baseband canceller. Besides, to form
an FD link, digital cancellers are also required in addition to analog ones to meet stringent
SIC requirements.
In this dissertation, we demonstrated how FD feature can be added to the phased array
and the MIMO operation which can substantially improve the wireless spectral efficiency, as
it can double the total link data throughput while benefiting from the phased array/MIMO
diversity/capacity gain. Although the combination of these two technologies can result in
higher data rate and spectrum efficiency, it is quite challenging as it has to suppress CT-SI
in addition to the SI.
As a first step, we presented a scalable 4-element FD phased array circ.-RX which com-
bines the functionality of phased array with FD radio. Join optimization of beamforming
degrees of freedom on both the TX and RX sides is deployed for beamforming plus SIC with
a minimum penalty on array gains. The beamforming is implemented with a minimum over-
head by exploiting the available baseband outputs of N-path filter based integrated circ.-RX.
A 730 MHz scalable 4-element FD phased array circ.-RX prototype is presented in 65 nm
CMOS which achieves up to 50 dB of array SIC over +16.25 MHz with less than 3.5/3 dB
degradation in TX and RX array gain across 8-element while handling +16.5 dBm TX array
power. In conjunction with digital SIC, 100 dB of array SIC suppression is presented.
CHAPTER 5. CONCLUSION 91
Next, we present how FD operation can be integrated with MIMO operation using RF
and BB SI/CT-SI canceller. MIMO operation increases the SIC requirements by a factor of
N2, resulting in severe area, power consumption, and noise penalty. We present the detailed
analysis, design, and implementation of RF/BB cancellers that address this challenge, as well
as a bootstrapping technique to enhance the power handling of integrated circ.-RX. A 65 nm
CMOS scalable 2-element MIMO FD circ.-RX array with integrated N-path-filter-based non-
magnetic circulators is described that exploits bootstrapping in the circulator N-path filters
to enhance TX power handling by 8 dB, and features area- and power-efficient passive RF and
active BB wideband MIMO cancellation with shared-delay elements to address the O(N2)
cancellation challenge. The prototype exhibits up to 35/45 dB average SIC across 40/20 MHz
BW, more than 42/53 dB average CT-SIC across 40/20 MHz BW with <2.1 dB degradation
in RX NF, and overall TX power handling of +14 dBm enabled by clock bootstrapping.
Although phased array and MIMO wireless have remarkably enhanced the data capacity,
the bottleneck in achieving the desired multi-Gbps data rate mostly lies in current crammed
sub-6 GHz spectrum BW [3]. The tremendous available spectrum available at mm-wave fre-
quencies is attractive for short-range indoor applications (60 GHz WiGig) as well as outdoor
5G cellular (28 GHz). Furthermore, studies have shown that the relative power consump-
tion of wireless devices improves as the RF BW increases, thus motivating the accelera-
tion of multi-Gbps smartphone devices at mm-wave frequencies where spectrum is widely
available [74]. Although non-line-of-sight (NLOS) links results in much higher path loss at
mm-wave frequencies, typically ranging from 15 to 40 dB greater than line-of-sight (LOS)
paths, many NLOS paths can be formed using steerable high directivity antennas (phased
array) [75, 76] that can be used to increase the coverage. Advances in the semiconductor
industry allow for commercially available low-cost mm-wave CMOS radios [77,78].
Several mm-wave transceivers arrays are presented in literature that deploy analog beam-
former to perform the phased array operation [5, 64, 71, 79–82]. Digital beamforming offers
adaptive beamforming in the presence of jammers that dynamically change position or fre-
quency, can be used to form multiple simultaneous beams and is critical for user discovery
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and tracking in high mobility scenarios. Per-element digitization, however, results in a sig-
nificant I/O challenge. Typically separate ICs as the mm-wave RF radio unit and the DSP
are used in practical implementation, and thus a single-wire interface is desirable for con-
nection between the mm-wave IC and the DSP unit to ease scalability of the design. We
have shown that the traditional solution for a single-wire interface – SERDES is area- and
power-hungry. Alternatively, multiple IF data can co-exist on a single-wire using CDMA
and FDMA approaches which we found the FDMA approach a much more efficient solution
for radios with large IF BW, such as 60 GHz WiGig, rather than CDMA approach.
We presented a 60 GHz 4-element MIMO TX with a single-wire interface in 45 nm RFSOI
CMOS which can receive total IF BW of 8 GHz which are frequency multiplex on <10 GHz
spectrum. Each element IF signal from the single-wire interface is downconverted to zero-IF
frequencies using harmonic rejection mixing circuitry with >30 dB inter-channel isolation.
A Gilbert-cell mixer is used to upconvert all elements IF data to 60 GHz to form a 4-element
MIMO TX, and the signal power level on each element is amplified up to +12.5 dBm using
a two-stage stacked PA.
In summary, multi-antenna radios are emerging in BS, AP as well as space-constraint
femtocells and UE, and thus compact power-efficient multi-antenna radios will dominate
the future market. In this dissertation, first, we proposed high-performance multi-antenna
wireless by adding FD feature to phased array/MIMO technologies. In FD phased array,
the array SIC is achieved through repurposing beamforming DoF, and without any explicit
RF/BB canceller. Thus, achieving area- and power-efficient FD phased array with a mini-
mum penalty in the term of array gain. Next, we showed a 2-element FD MIMO circ.-RX
which combines FD operation with MIMO using RF and BB shared-delay canceller. RF
SI/CT-SI cancellers provide initial SIC/CT-SIC which minimizes the NF penalty due to
noisy BB delay-cells. Finally, we introduced a 60 GHz 4-element MIMO TX array that ad-
dresses the I/O challenge for MIMO arrays at mm-wave frequencies using an FDMA-based
single-wire interface for IF data and LO reference.
As a future research direction, we are further studying FD phased array with joint TX
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and RX beamforming to achieve improved FD data rates by formulating the corresponding
optimization problem and developing an iterative algorithm to obtain an approximate solu-
tion with provable performance guarantees. Our initial studies presented in [52] show that
an FD phased array with 9/36/72 elements can cancell the total SI power to below the noise
floor with sum TX and RX array gain losses of 10.6/7.2/6.9 dB, even at TX power level of
30 dBm. Moreover, the corresponding FD rate gains are at least 1.33/1.66/1.68×.
We have used sequential optimization to find the optimum weights for RF and BB can-
celler in the proposed FD MIMO by first maximizing RF SIC and then total SIC with the
addition of BB canceller. In practice, this method might not be the optimum solution and
co-optimization of RF plus BB canceller weights can achieve better SIC profile with less
NF penalty. Finding an optimum optimization method and algorithm to program RF and
BB canceller weights based on SI and CT-SI channel is essential for the practical use of FD
MIMO. Furthermore, digital canceller is required in addition to analog one to establish an
FD link. Digital cancellers performance depends heavily on how accurate is the SI channel
estimation is, and new algorithms are required for the FD MIMO radio in which both SI
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Appendix A
A Circuit Simulation Technique for
Inter-modulation Simulations and
Linearity Analysis of N-path Filters
and Passive-Mixer-Like Circuits
Recently passive-mixer-based circuits, such as current-mode receivers [83], mixer-first re-
ceivers (MFRxs) [9] and N-path filters [84], have gained attention thanks to their low noise,
high linearity and impedance translation properties. Recently, non-reciprocal, non-magnetic
components such as circulators have been demonstrated in CMOS for the first time using
passive mixers [11, 85] at both RF and millimeter-wave frequencies. Such circuits use the
CMOS transistor as a switch, and as CMOS technology scales, their performance improves in
terms of linearity, noise, power consumption and/or operating frequency. However, in these
circuits, there typically exists a trade-off between these metrics, and consequently, linearity
simulations are critical during the design phase.
Scaled CMOS technologies are typically first introduced for and exploited by digital cir-
cuits and systems. In such circuits, the FET does not experience a source-drain reversal, and
accurate modeling of the drain current across the reversal point is not critical for circuit or
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Figure A.1: Proposed circuit simulation technique based on surface potential equations.
system performance. Hence, most of the foundry-provided models, including BSIM, MM9,
PCIM, and EKV, are not symmetric around zero drain-source bias, and suffer from discon-
tinuities in the derivatives of the drain-source current [86, 87]. Indeed, in one of the most
common models, BSIM4, the third-order inter-modulation (IM3) tone exhibits an erroneous
2dB/dB slope versus input power rather than 3dB/dB (Shown later in Fig. A.11) [88, 89].
Although this problem is solved in the BSIM6 model, this model is not provided by many
factories [90]. This problem can arise from two possible sources, as will be discussed in detail
later in this paper - (1) interchange of VGS and VGD when VDS changes sign [91], and (2)
failure to accurately model the velocity saturation phenomenon [86, 92]. The Philips Sur-
face Potential (PSP) model, is quasi-static in nature, which makes it suitable for accurately
simulating digital, analog, and RF circuits [93, 94], and does not exhibit discontinuities in
current derivatives around the source-drain reversal point and can accurately capture IM3
distortion, it is typically not available to circuit designers in either new or legacy processes.
It is also extremely challenging for a circuit designer to extract the hundreds of unknown
parameters to create their own PSP model.
In [10], a circuit level solution is proposed to enable linearity simulations. This solution
breaks each transistor into 2×n+1 transistors in parallel and offsets the VDS across them by
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a small amount ∆V . This approach breaks the discontinuity of the second derivative of the
current around VDS=0 to smaller steps which results in a 3dB/dB slope for IM3 tones over
a limited range of input signal powers. However, this approach imposes a high processing
load, as to increase the input signal range over which a 3dB/dB slope is seen, larger values
of n must be used. Finally, measurements of the transistor are needed to correctly choose
the ∆V parameter.
We describe a circuit simulation technique [95] that identifies a substantially reduced set
of PSP parameters and equations that are necessary for accurate linearity simulations of
passive-mixer-like circuits, and describe how the parameters can be extracted from simula-
tions of foundry-provided models or measurements. Furthermore, we show how the equations
allow analytical prediction of linearity metrics for passive-mixer-like circuits, illuminating de-
sign trade-offs and guidelines. These analytical equations can be employed as a starting point
for out-of-band (OOB)-IIP3 prediction, but for in-band linearity prediction or more linearity
stringent applications, accurate simulations are required. Finally, we validate the model with
extensive simulations and measurements from a 65nm CMOS test transistor switch, a 65nm
CMOS 0.15-2GHz MFRx, and two 65nm CMOS 750MHz N-path-filter-based non-reciprocal
circulators reported in [11] and [12]. The model, as well as curve-fitting code to extract the
model parameters, have been placed online for download [96].
A.1 Circuit simulation technique using SP equations
and short channel effects
The proposed circuit technique is depicted in Fig. A.1. It consists of Verilog-A code to
predict the transistor current using surface potential equations including short-channel ef-
fects described in [95]. To account for second-order parasitics, namely terminal parasitic
capacitances and gate and body leakage current, the foundry-provided model is split in two,
and connected from gate to source and drain as dummy transistors.
It is interesting to note that the BSIM4 model not only fails at predicting derivatives
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Figure A.2: Simulation of total capacitance at the transistor terminals of 24× 4µm
60nm
device in
65nm CMOS using foundry BSIM4 models and the proposed circuit simulation technique.
of the current continuously but also predicts discontinuous total capacitance at the source
(Cs) and drain (Cd) terminals (Fig. A.2). This is because the derivatives of the terminal
charges in BSIM4 exhibit discontinuity, leading to discontinuous Cs and Cd at zero drain-
source bias. The dummy transistors in our proposed circuit technique fix this issue by
predicting a capacitance equal to the average of the forward and reverse points. It should
be mentioned, however, that this approach imposes minor restrictions on the usage of our
model – (i) parasitics that are different for the source and drain due to layout should be
handled separately, and (ii) this limits the equivalent circuit to transistors operating in the
deep triode region, such as switches in passive-mixer-like circuits.
A.1.1 Long-Channel Transistor Surface Potential Equations
The current along the channel at each position is a combination of both drift and diffusion
currents. These currents can be derived by integrating charge along the channel from the
source to the drain. This results in the drain-source current as a function of the surface
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potential (SP) across the channel [97–99]. The SP is defined as the potential of the inversion
layer referenced to the deep body, shown in Fig. A.3.













W , L and µ are the transistor width, length and effective surface mobility respectively.
Q′I(x) is the inversion-layer charge per unit area at position x along the channel. ψs(x) is
the corresponding SP (Fig. A.3) and φt is thermal voltage. The following equations translate
the transistor terminal voltages to the SP at the drain and source ends of the transistor.
ψs(0) = VGB − VFB − γ
√
ψs(0) + φte(ψs(0)−2φF−VSB)/φt (A.4)
ψs(L) = VGB − VFB − γ
√
ψs(L) + φte(ψs(L)−2φF−VDB)/φt (A.5)
γ, φF and VFB are the body-effect coefficient, Fermi potential and flat-band voltage respec-
tively. Note that these equations do not have general closed-form solutions and must be
solved numerically. The SP can be approximated by a straight line across the channel with
a mean value of ψsm = (ψs(0) + ψs(L))/2. Hence, the drift and diffusion components of the
drain-source current can be approximated using following equations:
IDS, drift = µCox
W
L
(VGB − VFB − ψsm − γ
√
ψsm)(ψs(L)− ψs(0)) (A.6)









Here, Cox is oxide capacitance per unit area. The interesting characteristic of these equations
is that they are symmetric with respect to the drain and source. If drain and source are
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Figure A.3: Cross section of the MOS transistor.
flipped, the current becomes the negative of the original value as expected. This is not








The mobility of carriers is determined by scattering mechanisms. Electrons in the inversion
layer flow near the bulk-oxide interface. The gate-induced transverse field is perpendicular
to the direction of the current flow, and intensifies the scattering effect and results in reduced
effective mobility. The effective mobility (µeff ) of the whole channel can be written as the
following function of mobility µ at each position in the channel:
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The mobility at each point inside the channel depends on the effective electric field at that
point, and it can be calculated as a function of the inversion layer and depletion layer
charges. It has been shown that after integration over the channel, the effective mobility can
be written as the following function of total channel inversion layer charge Q′I and depletion









where εs is silicon permittivity and µ0, a0 and ηE can be treated as curve fitting parameters.
It has been further shown that these charges can be approximated using the mean SP along




Q′I = −Cox(VGB − VFB − ψsm)−Q′B (A.11)
A.1.3 Charge Sharing
In deep-sub-micron devices, the extension of the drain and source depletion charge into the
channel cannot be neglected. These charges are a function of the drain-body and source-
body voltages, and effectively reduce the gate control over the channel total depletion layer






takes into account the ratio between the portion of the depletion layer that is
controlled by the gate and the overall channel depletion layer charge. Multiple methods
have been proposed for calculating this effect. Based on the assumption that the drain and
source junction edges have a cylindrical radius equal to their depth dj and considering equal
depletion depth for drain and source dB, the following equation has been proposed in [101]:
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However, assuming the same depletion depth for source and drain is not necessarily valid,
as they can have different depletion layer charge based on their voltages. By expanding
the above equation assuming different depths for source and drain, namely dBS and dBD
respectively, we can derive the following equation to take into account the charge sharing




























Note that in these equations, the depletion depth of the junction can be calculated by the






φbi + VSB/DB, (A.17)
where q is the electron charge, NA is the acceptor concentration, and dj is the junction depth
which is treated as a curve-fitting parameter. For transistors operating in strong inversion,
φbi = φ0 = 2φF +C0×φt, where C0 is about 5, but here it is treated as curve fitting parameter
.
A.1.4 Velocity Saturation
In long-channel devices, the longitudinal electric field inside the channel is so small that
there is a linear relation between this field and the velocity of carriers, but this assumption
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is not valid for short-channel devices, and the velocity of carriers can saturate even when
the device is operating in triode. This effect is approximated by the following equation or
its equivalents in many transistor models [89]:
vd =
µ0|E|






where the vd is velocity of the carrier, and µ0 is a curve-fitting parameter related to the
mobility and E is longitudinal electric field. εc is the critical electric field at which the
velocity saturates. For the case of m = 1, we eventually arrive at the following equation for
drain current:
IDS, vel. sat. =
IDS, w/o vel. sat.
1 + |VDS |
VDS,sat.
, (A.19)
where VDS,sat. is approximately equal to Lεc. The second and higher derivatives of drain
current at VDS = 0 do not exist, and this results in Gummel symmetry test failure. It can
be proven that for the n-th derivative of the current to exist at VDS = 0, it is required that
m > n− 1 [102]. For the case of m = 2, the following equation can be derived that exhibits
continuous derivatives of the current up to second-order [103].
IDS, vel. sat. =
IDS, w/o vel. sat.
0.5(1 +
√




A.1.5 Channel Length Modulation
For a device operating in strong-inversion and saturation, as the drain-source voltage in-
creases, a region forms near the drain that is no longer in inversion. Carriers in this region
travel at the saturation velocity as the electric field is more than the critical field εc. This
phenomenon can be modeled as a decrease in the transistor effective length ∆L, and can be
approximated using the following equation [104,105]:
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V 2DS + 0.01− 0.1 (A.22)
VDSX,eff =
√
V 2DS,eff + 0.01− 0.1 (A.23)
VDS,eff =
VDS




where Ve, la and V
′
DS are curve-fitting parameters. An initial value for la is
√
3toxdj, where
tox is the oxide thickness. VDS,eff is the effective drain-source voltage defined through a
smoothing function for transition between the saturation and non-saturation regions. To
make sure that there is no discontinuity in the derivatives of the drain-source current around
VDS = 0, A is chosen to be a large even value (A = 10).
A.1.6 Parameter Extraction
To extract the equations parameters, first, foundry-provided models are used to extract a
series of curves that describe IDS versus VDS for different values of VGS and IDS versus VGS
for different values of the VSB. Then a MATLAB curve-fitting program is used to curve fit
the SP equation parameters to these curves. The equations used are (A.6), (A.7), (A.4),
(A.5), (A.9), (A.13), (A.20) and (A.21). Overall, 15 parameters are found through least-
squares curve-fitting. Initially, the IDS vs. VGS curves are employed to obtain an initial
guess for VFB, µ, γ, Cox, a0, ηE, dj, NA, C0, CF and CFB parameters. Then, IDS vs. VDS
curves are used to obtain an initial guess for VDS, SAT , la, Ve, and V
′
DS. Finally, curve-
fitting is performed on both sets of curves to optimize the model. This parameter extraction
approach is based on the assumption that the foundry-provided model accurately models the
drain-source current for VDS > 0. If measurement results from a test device are available,
one can use them to further optimize the model. The parameter extraction code has also
been placed online for public use [96].
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Figure A.4: (a) Single-ended 4-path mixer-first receiver (MFRx), and (b) MFRx/N-path
filter equivalent circuit for the analysis of OOB linearity.
A.2 Mixer-First Receiver/N-Path-Filter Linearity Anal-
ysis and Design Trade-Offs
In this section, we use the surface potential equations to derive a closed-form expression for
the linearity of MFRxs and N-path filters, and use the expression to arrive at design trade-
offs. While an extensive optimization study of MFRxs been presented in [106], the authors
use source-referenced equations. Here, we show that body-referenced equations that do not
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require ignoring source-drain reversal (i.e., assuming terminals to be permanently source or
drain) enable arriving at a closed-form expression that is consistent with [106]. The noise
analysis presented in this section is also consistent with [106], but also incorporates Rm into
the design procedure.
Fig. A.4(a) depicts a 4-path single-ended MFRx. For in-band (IB) signals, the BB ca-
pacitors, CBB, at the input of the transimpedance amplifiers (TIAs) present an open-circuit
impedance. On the other hand, OOB interference signals at far-out offset frequencies flow
through CBB to ground, and do not get amplified. However, intermodulation distortion
(IMD) signals generated by the switch devices lie at IB frequencies and get amplified.
A simple model that eases analysis of OOB nonlinearity performance of an MFRx is
shown in Fig. A.4(b), and consists of a single transistor switch that is permanently ON and
connected to ground [106], valid since only one switch is ON at a time as the CLK pulses
are non-overlapping. The rest of the circuit can be modeled as a ideal mixer and gain. From
this model, it is clear that the analysis of this section would be valid for the OOB linearity
performance of N-path filters as well.
In deep sub-micron FETs, the main source of non-linearity is velocity saturation. Con-
sider a strongly-inverted transistor operating in the triode region. It has been shown that the
equation below, predicts the transistor I-V characteristic and its derivatives accurately [99].
IDS =













where VFB is Fermi potential level and φ0 is the surface potential of two terminal MOS
structure in strong inversion and k = µW
L
Cox (µ: carries mobility, Cox: oxide capacitance
density, and W/L: width/length of FET). Let VXY = VXY 0 + vxy represent the DC and AC
part of the voltage across the X and Y nodes, respectively. For OOB interference, VSB ≈ 0.
Let φ0B = φ0 +
VSB0+VDB0
2
, VT0 = VFB + φ0B + γ
√
φ0B and VOD = (VGS0 − VT0). Using a
Taylor expansion, one can write
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Figure A.5: Simplifed model to analyze the MFRx noise performance [9].
Using these equations and the simple MFRx OOB model (Fig. A.4b), we can calculate
the linearity performance. By replacing vin by vsrc − (RS + Rm)ids, and using a Taylor
expansion, we can reach following equation:












c3(1 + c1Rt)− 2c22Rt
(1 + c1Rt)5
(A.27)
where Rt = Rs +Rm.
















c3(1 + c1Rt)− 2c22Rt
(A.29)
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is to capture the fact that we are interested in the linearity referenced to
the input port, rather than the source voltage. Note that the first term in the denumerator
shows the contribution of the switch third-order non-linearity, and the second term shows the
conversion of the switch second-order nonlinearity into mixer third-order nonlinearity. For
deep-submicron devices, the former is dominant. As switch resistance is RSW = (kVod)
−1,
the term c1Rt is equivalent to the ratio of the sum of port resistance and series resistance to















This equation shows that the passive-mixer-like circuits linearity suffers from technology
scaling if the switch resistance is kept constant. On the other hand, let us consider the case
where the switch capacitance is maintained constant. Let us assume that carrier mobility,
critical field, and transistor overdrive voltage do not scale. Further, let us assume that gate
oxide thickness scales with technology along with the device length, by a factor of β. For the
same gate capacitance (Cg = W (
L
β
)(βCox)), the width of the transistor remains constant.
Then, the scaling of technology will benefit the VIIP3 by a factor of β
2.
Figure A.6: Trade-off of between OOB-IIP3 and power consumption at 1GHz (Rs = 50Ω).
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Figure A.7: Trade-off of between OOB-IIP3 and NF vs. Rt for different values of the amplifier
gain (RSW = 3Ω, Rs = 50Ω).
The model presented in Fig. A.4 illuminates MFRx design trade-offs: increasing the series
resistance Rm while reducing RSW improves OOB linearity at the expense of NF and clock
path power consumption. Although a choice of Rm ≈ RS limits the receiver minimum NF
to 3dB theoretically, in practice, the reported NF is typically > 6dB [107]. The larger the
Rm, the smaller the RF due to the input matching criterion, resulting in increased NF.
Using the model illustrated in Fig. A.5, the input resistance looking into the mixer can
be found as follows [9]:
Rin = RSW +Rm + γmRB||RSh





where RB is the input resistance looking into the input of the IF amplifier, Av is the amplifier
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mixer. RSh takes into account the effect of harmonic conversion. For the input matching,




RSh(Rs −Rm −RSW )
RSh − (Rs −Rm −RSW )
(A.32)
Assuming the resistive feedback and input series resistance noise contributions are dominant,
and neglecting IF amplifier noise, the NF of the matched MFRx can be found to be:




(RSh − (Rs −Rm −RSW ))(Rs +Rm +RSW )2
AvRsRSh(Rs −Rm −RSW )
(A.33)
This equation clearly shows that the input matching requirement determines the minimum
achievable NF. The first term arises from the noise of Rm, and the smaller the Rm, the better
the noise performance. The second term arises from the noise of RF . The larger the RF , the
lower the noise performance, but RF is ultimately limited by the achievable OTA gain.
Figure A.8: Simulated IDS vs. VDS of a 24× 4µm60nm device for different values of the VGS using
factory-provided BSIM4 models and our circuit simulation technique.
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Using the equations derived so far, we can quantify these trade-offs 1 so that circuit
designer having a linearity and NF specification in hand can choose a initial value for Rm and
RSW to minimize MFRx power consumption. Depicted in Fig. A.6, the IIP3 is plotted for
different values of the switch resistance, and the associated power consumption is simulated.
For a given required OOB-IIP3 and power consumption budget, the value of RSW and Rm can
be chosen. Then, the amplifier gain needs to be chosen based on the total series resistance,
Rt, and the minimum NF requirement, shown in Fig. A.7. Finally, a design iteration is
required to take into account the rest of the clock circuitry, amplifier power consumption
and amplifier noise to obtain an optimized MFRx circuit.
Figure A.9: Gummel test on a 24 × 4µm
60nm
device using BSIM4 models, the proposed circuit
simulation technique, 3rd order polynominal curve-fit and measured data.
1For this quantification, we ignored the body effect and approximated c2 = −k/2. Using simulation data,
we extracted VOD = 0.7V , VSAT = 0.2 and kVOD =
1
3Ω . Note that these parameters can be different for our
circuit simulation technique for accuracy.
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A.3 Simulation and Measurement Results
In this section, the proposed circuit simulation technique is validated with simulations and
measurements. One might wonder if a simple 3rd order polynomial describing the relation
between drain-source current and voltage can be used instead of surface potential equations
(For only one FET size and VGS = 1.2 V ). Hence, we present the results of using 3rd order
polynomial curve-fitted to drain-source current as well. The simulated drain-source current
versus the drain-source voltage for different values of gate voltage using the proposed circuit
technique matches well with the available BSIM4 model in Fig. A.8 for a 24× 4µm
60nm
device. In
the Gummel symmetry test described in Fig. A.9, our proposed circuit technique exhibits an
excellent match to measurements from a fabricated 65nm CMOS 24× 4µm
60nm
test transistor in
terms of first and second derivatives of IDS and preserves continuity, while the BSIM4 model
fails as described earlier, and polynomial predicts a line with slope close to measurements.
To evaluate the ability of the proposed technique to predict harmonics accurately, a
single-tone sinusoidal (14MHz) signal is applied to the drain side of the test FET, and the
fundamental tone and its harmonics are observed on a spectrum analyzer as illustrated in
Fig. A.10(a). The results in Fig. A.10(b) prove the proposed circuit’s ability to predict
the current and its harmonics accurately at least up to the 7th harmonic for a wide range
of power levels thanks to its inherent symmetry, while the factory-provided model and the
prior work presented in [10] can only predict the harmonics precisely for a narrow power
range where the drain-source voltage is large and the time portion where the signal is close
to VDS = 0 is very small, and the polynomial model fails to predict the harmonics. The
higher-order harmonics in this measurement are results of both FET current higher-order
nonlinearities and conversion of the lower order nonlinearity effects to higher orders due
to series resistance of the port. Hence, a polynomial that fails to predicts 2nd harmonics
correctly, fails to do so for 3rd harmonic and so on.
Fig. A.11 presents a two-tone test on a grounded single-FET switch, where one side is
grounded and the other side is excited with a port. The switch current is monitored and
converted to power using a 50Ω impedance level. Clearly, our proposed circuit technique can
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Figure A.10: Simulation and measurement results from a harmonic test on a single 24× 4µm
60nm
transistor switch: (a) test setup, and (b) results.
predict the IM3 precisely for a wide power range. The BSIM4 model does not predict the
correct 3dB/dB slope, while the approach presented in [10] once again works over a limited
power range only, and the polynomial model predicts the IM3 around 9dB less than SSP
model. In addition, the approach presented in [10] is far more computationally intensive - the
PSS portion of the simulation in Fig. A.11 takes 1.2s versus 298ms for our proposed circuit
technique (4 times longer). Note that for n=32, the approach in [10] breaks each device
into 65 parallel transistors while our approach uses two devices plus a computationally-light
Verilog-A code.
To further evaluate the proposed circuit technique performance, we designed and fabri-
cated a doubly-balanced 0.15-2GHz MFRx in 65nm CMOS technology. The circuit diagram
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Figure A.11: IIP3 simulations of a single 24× 4µm
60nm
switch to ground - BSIM4, the modeling
approach in [10], and our proposed circuit technique.
is depicted in Fig. A.12. Simple inverter-based TIAs are used, and the mixer switch de-
vices are 24× 4µm
60nm
. The impedance translation through the mixer-first structure contributes
38 Ω and an additional series RM= 12Ω is included to realize the input matching. The
38dB conversion gain is measured. The out-of-band (OOB) IIP3 is measured with large
offset frequencies to make sure the OTA is not the linearity bottleneck - tones at 500MHz
and 699 MHz for a LO frequency of 300MHz. The measured and simulated results are
provided in Fig. A.13. The proposed circuit technique is only used for the passive mixer
switch transistors, and predicts an OOB IIP3 of +37.5dBm, close to the measured result of
+34.8dBm, showing precision of 2.7dB, superior to the 4dB precision reported in [10]. It
should also be mentioned that while entire receiver simulations can be run with our proposed
technique, they are just not feasible using the model in [10] on our computational resources
due to its modeling complexity. The theoretical equations described earlier predict an OOB
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Figure A.12: Block and circuit diagram and chip micrograph of the 65nm CMOS 0.15-2GHz
mixer-first receiver.
IIP3 of +34dBm, once again very close to the measured result, validating the ability of the
theoretical equations to be used for preliminary design optimization.
To verify our proposed technique’s capability to predict the in-band IIP3, measurement
results from our 65nm CMOS 750MHz non-magnetic non-reciprocal integrated N-path-filter-
based circulator [11] and from our 65nm CMOS 750MHz circulator-receiver [12] are compared
with new simulations performed with our circuit technique (Fig. A.14). Our circuit predicts
the absolute value of the transmitter-to-antenna IIP3 with 4dB precision. It is also notewor-
thy that doubling the switch transistor size in [12] (24× 4µm
60nm
) compared to [11] (24× 2µm
60nm
)
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Figure A.13: Comparison of measured MFRx out-of-band (OOB) IIP3 with the simulated
OOB IIP3 using the proposed circuit simulation technique.
improves the IIP3 by around 3dB as predicted by the simulations. These simulations show
slightly less precision compared to the MFRx because the TX-ANT linearity in these cir-
cuits is dependent on the TX-RX isolation, as the N-path filter is placed at the RX port
to suppress the signal across it for TX-port excitations. The TX-RX isolation, in turn, de-
pends on the matching at the antenna port, which is perfect in the simulation but not in
measurements. For simulating using the polynomial, we used if the condition that if VGB is
more than 1 V, then the FET is ON and drain-source current is predicted by the 3rd order
polynomial and if VGB is less than 1 V, then the FET is OFF. The IM3 predicted by this
model shows random behavior based on the input power level range and fails to predict the
IIP3.
A.4 Summary
Digitally-driven foundries typically provide models that yield unphysical results when simu-
lating linearity metrics of passive-mixer-like circuits. In this appendix, a circuit simulation
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Figure A.14: Comparison of transmitter-to-antenna IIP3 measurements of our 750MHz non-
magnetic non-reciprocal integrated N-path-filter-based circulators fabricated in 65nm CMOS
with new simulations based on our circuit simulation technique: (a) [11],and (b) [12].
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technique is described that is simple and computationally light, does not require measure-
ments for model fitting, and leverages the foundry-provided model for capturing second-order
parasitics. The SP equations lend themselves to the analytical computation of linearity met-
rics for circuits such as mixer-first receivers and N-path filters, allowing for preliminary
design optimization. The model has been validated through a measured Gummel test on a
fabricated transistor, as well as IIP3 measurements from a mixer-first receiver and several
generations of non-magnetic non-reciprocal integrated N-path-filter-based circulators.
While a full-blown PSP model has hundreds of parameters and takes into account tem-
perature and process corner variations, the employed equations includes only 15 parameters.
While equations used in our work to simulate the transistor behavior in all regions of op-
eration, the sub-circuit that uses the foundry model to capture second-order parasitics is
restricted to switch-mode operation.
